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This work extends the technology of amorphous silicon (a-Si) thin film transistors (TFTs) 
from traditional switching applications to on-pixel signal amplification for large area digital 
imaging and in particular, is aimed towards enabling emerging low noise, high resolution 
and high frame rate medical diagnostic imaging modalities such as digital tomosynthesis.  A 
two transistor (2T) pixel amplifier circuit based on a novel charge-gate thin film transistor 
(TFT) device architecture is introduced to shrink the TFT based pixel readout circuit size 
and complexity and thus, improve the imaging array resolution and reliability of the TFT 
fabrication process. The high resolution pixel amplifier results in improved electrical 
performance such as on-pixel amplification gain, input referred noise and faster readouts.   
In this research, a charge-gated TFT that operates as both a switched amplifier and driver is 
used to replace two transistors (the addressing switch and the amplifier transistor) of 
previously reported three transistor (3T) APS pixel circuits.. In addition to enabling smaller 
pixels, the proposed 2T pixel amplifier results in better signal-to-noise (SNR) by removing 
the large flicker noise source associated with the switched TFT and increased pixel 
transconductance gain since the large ON-state resistance of the switched TFT is removed 
from the source of the amplifier TFT. Alternate configurations of 2T APS architectures 
based on source or drain switched TFTs are also investigated, compared, and contrasted to 
the gate switched architecture using charge-gated TFT.  
A new driving scheme based on multiple row resetting is introduced which combined with 
the on-pixel gain of the APS, offers considerable improvements in imaging frame rates 
beyond those feasible for PPS based pixels. 
The novel developed 2T APS architectures is implemented in single pixel test structures and 
in 8×8 pixel test arrays with a pixel pitch of 100 µm. The devices were fabricated using an 
in-house developed top-gate TFT fabrication process. Measured characteristics of the test 
devices confirm the performance expectations of the 2T architecture design. Based on 
parameters extracted from fabricated TFTs, the input referred noise is calculated, and the 
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instability in pixel transconductance gain over prolonged operation tine is projected for 
different imaging frame rates.  
2T APS test arrays were packaged and integrated with an amorphous selenium (a-Se) direct 
x-ray detector, and the x-ray response of the a-Se detector integrated with the novel readout 
circuit was evaluated. The special features of the APS such as non-destructive readout and 
voltage programmable on-pixel gain control are verified. 
The research presented in this thesis extends amorphous silicon pixel amplifier technology 
into the area of high density pixel arrays such as large area medical X-ray imagers for 
digital mammography tomosynthesis. It underscores novel device and circuit design as an 
effective method of overcoming the inherent shortcomings of the a-Si material . Although 
the developed device and circuit ideas were implemented and tested using a-Si TFTs, the 
scope of the device and circuit designs is not limited to amorphous silicon technology and 
has the potential to be applied to more mainstream technologies, for example, in CMOS 
active pixel sensor (APS) based digital cameras. 
 
Organization of the Thesis (6 Chapters) 
Chapter 1 presents the general and introductory information on large area digital imaging 
and x-ray medical diagnostics imaging, followed by Chapter 2 as a short briefing on 
existing pixel architectures for large area imaging which serves as the intro for Chapter 3 as 
the core of the thesis on introducing novel pixel architectures for high resolution digital 
imaging. Chapter 4 explains details of the fabrication process developed for implementing 
the novel architectures using amorphous silicon technology, followed by Chapter 5 that 
completes the fabrication process by explaining the integration of the test imager arrays 
with x-ray amorphous selenium detector and presents results of x-ray response of the 
developed two-transistor amplified pixel architectures. Finally, the research work is 
summarized in Chapter 6 with conclusion and contributions of the author to the field of 
large area digital imaging. Bibliographies are at the end of each chapter. 
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This chapter briefly reviews the history of digital imaging, and introduces principals of x-
ray imaging and its applications in medical diagnostics. Because the main focus of this 
research is to provide an x-ray detector solution for the emerging medical diagnostic 
modality of mammography tomosynthesis, which requires a high resolution low noise 
and high speed x-ray imager, this chapter is to provide essential introductory information 




1.1.1 Solid state electronic imagers 
The invention of transistor in 1947 phenomenally accelerated advances in solid state 
electronics leading to replacement of amplifying and switching vacuum tubes by their 
more reliable and less expensive solid state counterparts. The electronic imaging tube, 
known as vidicon, was not exempted and was later replaced by emerging solid state 
electronic imaging devices, CCDs. Willard Boyle and George E. Smith invented Charge 
Coupled Devices (CCDs) for memory applications at AT&T Bell Labs when developing 
semiconductor bubble memory devices in 1969. Although CCD was basically an electric 
charge shift register, it was immediately understood that the device can receive photo 
generated charge in the semiconductor substrate to capture images. In 1971 Bell 
researchers were able to demonstrate simple linear imagers, and therefore CCD for 
electronic imaging was born. Two dimensional arrays of CCDs have been shown to be of 
the highest quality imagers, and yet, the most expensive ones. The biggest disadvantage 
of CCDs is that their fabrication is not compatible with CMOS technology, with which 
the CCD drivers, image capturing and processing circuits are fabricated. It was apparent 
that an image detector technology developed using CMOS will dominate the market 
thanks to more available and less expensive fabrication lines, and less complicated 
assembly because the imager and driving/processing circuits are fabricated on the same 
substrate; a system on a chip.  
The idea of Active Pixel Sensor (APS) arrays was developed separately by Nobel [1] and 
Chamberlain [2] in late 60s, when they were able to demonstrate image capturing using 
sensor arrays and active MOS readout amplifiers per pixel.  In 1992 it was predicted that 
APS will commercially appear as the successor of CCDs [3] and between 1993 and 1995 
Jet Propulsion Laboratory (JPL) developed a number of prototype CMOS imagers and 
demonstrated the key features of the technology. APS provides faster imaging with less 
image lag and considerably lower power consumption compared to CCDs, although it 
suffers from high fixed pattern noise. In 1995 Photobit corporation span off the JPL and 
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successfully commercialized APS technology for different applications such as web 
cams, digital cameras, digital radiography and many more. 
1.2 Large area imaging  
Optical imaging, no matter digital or analog, is usually tied up with optical lenses to 
project a reflectance image of large objects on to small capturing devices such as CCDs 
or emulsion films. The imaging principals and techniques fundamentally change when it 
comes to high penetrating x-rays, which are absolutely difficult, if not impossible, to 
focus them on a small image recording device. In case of x-rays therefore, a straight line 
configuration of source-object-imager is formed to cast a shadow of the object, or a 














Figure 1.1. In optical imaging (left) using lens and a small image capturing device, versus 
x-ray imaging (right) using a large area imager. 
  
As in office scanners or x-ray security baggage checking systems, scanning large objects 
using a linear imager is a low cost solution at the expense of lower imaging speed and/or 
more complex mechanical systems for large area imaging. However, such methods are 
not used for medical x-ray imaging, except for computed tomography, because of the 
potentially high dose the patient can receive as the result of excessive exposure to 
radiation. 
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Thanks to the modular nature of CMOS imagers it is possible to tile a number of imaging 
modules together to assemble a large area imager [4]. However, the high price of large 
area processed silicon and challenges of tiling and assembling has proved the mosaic 
large area imagers technology to be expensive.  
1.3 Flat panel imagers  
Large area electronics was developed mainly in attempt to replace bulky CRTs with flat 
panel displays, which require a matrix of switching elements deposited on glass or 
plastic; an active matrix. Such switching devices, known as Thin Film Transistors, TFTs, 
are connected to passive display elements such as liquid crystal cells [5], or active 
devices such as Light Emitting Diodes LEDs [6]. Once the active matrix is developed, a 
large area flat panel imager is obtained if the active matrix is connected to light sensing 
elements such as pin diodes (Fig. 1.2). To have x-ray imaging capability, the imager is 
coated with a phosphor or scintillator materials such as gadolinium oxisulfide or cesium 
iodide that convert energetic x-rays photons to optical photons. As a result, a large area 
















Figure 1.2 .Schematic diagram of a flat panel imager based on PPS architecture 
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X-ray imaging method explained above is called indirect method, because the x-ray 
photon is first converted to visible photons, and then these visible photons are converted 
to electric signal by the photo-sensing element such as the pin diode. Diffusion of light in 
the phosphor or scintillator layer renders blurred images, especially if thicker layers are 
needed to stop high energy x-rays. Direct detection scheme has been proposed and 
developed to solve this problem by using a photocoducting material such as amorphous 
selenium (a-Se) that generates electric charge upon absorbing x-rays. The generated 
charge is directed toward collecting electrode under very high biasing electric field which 
prevent diffusion of charge and blurring. Both direct and indirect flat panel x-ray imagers 
fabricated using hydrogenated amorphous silicon (a-Si:H) active matrix on glass 
substrates are commercially available today. They are based on passive pixel sensor 
(PPS) architecture (Fig. 1.2) a predecessor of the APS. Although x-ray imaging using 
APS has been extensively researched [7-11], commercial products have not yet been 
reported.      
 
1.3.1 Silicon thin film technology 
It is well accepted that thin film field effect devices were first introduced solid state 
transistors [12], and first tried. Although the problem of high interface states redirected 
thin film device research to the invention of point contact transistor, however the work on 
TFTs continued using compound semiconductors such as cadmium sulfide and cadmium 
selenide, under the motivation from display industry, and resulted in development of 
many Active Matrix LCD (AMLCD) prototypes [13]. Although CdSe based TFTs show 
very high electron mobility, the display industry and device physicists preferred 
amorphous silicon TFTs (mobility ≤1 cm2/V.s) upon introduction [14] basically because 
of its amorphous and amphoteric nature, compared to polycrystalline and reactive nature 
of CdSe to environmental conditions. Silicon thin film technology is now the work horse 




1.3.2 Amorphous silicon technology 
Amorphous silicon (a-Si) is an allotropic form of silicon known to have a random 
network of atoms with only short range order (Fig. 1.3). In a-Si, not all atoms in a-Si 
have four-fold coordination, which results in dangling bonds for some atoms. Presence of 
dangling bonds introduces trap level energies between the valance and the conduction 
band of a-Si; diminishing a clear cut between the two to have a bandgap. Passivation of 
dangling bonds using hydrogen, considerably reduces density of states, resulting in a 
bandgap-like structure that makes it possible to dope the material using phosphor and 
boron to produce n-type and p-type s-Si:H for device applications; the deep level, and 
band tail states are the main characteristics of the electronic structure of a-Si:H with an 
optical bandgap of ~1.8 eV. 
Plasma Enhanced Chemical Vapor Deposition (PECVD) is the most common method for 
depositing a-Si:H thin films using Silane (SiH4) and hydrogen as precursor gases. The 
structural and electronic quality of the deposited film is controlled by a number of 
PECVD chamber parameters such as chamber pressure, gases flow rate, plasma power 
















Hydrogenated amorphous silicon is a metastable form of polycrystalline silicon. Re 
arrangement of bonding configuration Si-Si weak bonds and Si-Hi bonds are accelerated 
under external excitement. The bonding energy of hydrogen to silicon dangling bonds is 
low, especially in Si-H2 form. Such weak bonds easily break under moderate applied 
electric field, or absorption of light which causes defect creation, leading to the known 
metastability problem in a-Si:H devices. For passivation of dangling bonds, only 
hydrogen atoms incorporated in form of Si-H bonds (and not Si-H2) are considered 
suitable for device quality films [16]. 
Table 1.1. Properties of device quality a-Si:H [17] 
Material constant Typical value 
Dark conductivity 10 -11 S/cm 
Conductivity activation energy 0.82 eV 
Photoconductivity (100 mW/cm2)  10 -4 S/cm 
Optical bandgap 1.7-1.8 eV 
Electron mobility 0.5–1.0 cm2/V.s 
Hole mobility ~10 -3 cm2/V.s 
Refractive index 4.3 
Hydrogen content  18 at.% 
Densiy 2.2 g/cm3 
Valence-band tail slope 42–50 meV 
Conduction-band tail slope 25 meV 
 
1.3.3 Polycrystalline silicon technology 
While amorphous silicon TFTs offer a low cost solution for large area electronics such as 
display applications, a-Si:H technology seriously suffer from two major drawbacks: 1) 
very low electron mobility of about 1 cm2/V.s that limit a-Si:H TFTs applications to low 
speed electronics, and 2) much lower hole mobility that makes it very challenging 
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development of a-Si:H complementary devices like CMOS circuits for low power low 
cost processing applications. Polycrystalline silicon (p-Si) technology was developed to 
overcome such shortcomings of amorphous silicon technology [18]. The technology 
provides an electron mobility as high as a couple of hundreds cm2/V.s, and 
complementary NMOS and PMOS devices which enables manufacturers to integrate 
driving circuits of an active matrix on the same substrate to considerably reduce the 
product assembly cost and complication [19]. However, fabrication of polycrystalline 
silicon devices requires higher thermal budget and expensive facilities such as lasers or 
ion implantation for lengthy processes like re-crystallization or doping, which adds up to 
the manufacturing cost, and lowers the throughput [18]. 
Non-uniform characteristic of micron-sized devices heavily challenges process scientists 
and engineers when dimensions of the polycrystalline silicon device become comparable 
to the grain size. Such non-uniformities root back in uncertainties in the grain size, and 
the number of grain boundaries that may appear within the channel of a p-Si TFT [14]. 
While polysilicon TFTs are considered to be the next generation of devices for thin film 
electronics, intermediate phases of silicon like nanocrystalline silicon (nc-Si) also show 
promising future [20]. 
 
1.4 X-ray digital imaging and its applications in 
medical diagnostics  
1.4.1 Interaction of x-rays with matter 
Electromagnetic waves of wavelength around 10 nm or shorter are called X-rays. They 
are subdivided into soft and hard x-rays, where the latter overlaps a range of long-
wavelength gamma rays (Fig. 1.4). While there is no difference in their wavelengths or 
radiation properties, the distinction between the two types, i.e., hard x and gamma rays, 
comes from the source of radiation. In case of x-rays, deceleration of electrons, or 
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transition of electrons in atomic orbital is responsible for radiation, however, inter nuclei 
energy state transitions generate gamma rays.  
 
Figure 1.4. Span of electromagnetic wave, and associated labels 
The basic generation of x-rays is by accelerating electrons in order to collide with a 
heavy metal target (copper, molybdenum or tungsten usually). Here the electrons 
suddenly decelerate upon colliding with the metal target and continuous spectrum of x-
ray energies are emitted which is called bremsstrahlung. If enough energy is contained 
within the electron it is able to knock out an electron from the inner shell of the metal 
atom and as a result electrons from higher energy levels then fill up the vacancy and 
characteristics x-ray photons are emitted which their energy is depended to the metal 
target. Nowadays, for many applications, x-ray production is achieved by synchrotrons. 
However because of high complexity and cost synchrotron x-ray imaging has limited 
applications. 
X-rays are high penetrating radiation, e.g., 37% of a 60 keV radiation will pass through 3 
centimeter of a material like bone. The intensity of the radiation at any given depth of the 
absorbing material is given by equitation 1.1.1 which shows the absorption exponentially 
increases as the radiation penetrates through the material with an absorption coefficient 

















Depending on the incident photon energy and the material, X-rays interact with mater in 
three different mechanisms; photoelectric, Compton and pair generation (Fig. 1.5). In the 
first method, the X-ray gives its energy to an orbital electron and kicks it out. Where in 
the second, virtually same thing happens but not all the incoming photon energy is 
consumed; therefore the X-ray loses part of its energy and changes its wavelength. In pair 
generation, the X-ray energy is higher than two times the rest mass of electron, so, its 
quantum energy is converted to an electron-positron pair. 
 
Photon energy (MeV)

















Figure 1.5. Different mechanisms of x-ray absorption in material (left), graph of mass 
attenuation coefficient for different materials versus x-ray photon energy (data compiled 
from: physics.nist.gov) 
Although the absorption of an X-ray quantum is a single and momentary event, 
conversion of an X-ray to electric charge is a sequential process. For energies lower than 
150 keV which is basically used for medical imaging, photoelectric effect is the dominant 
mechanism of X-ray absorption in materials. Upon absorption, the energy of the X-ray 
quantum is transferred to an electron which will produce numbers of electron-hole pairs 
or other energetic electrons through impact ionization. Secondary X-ray radiation my 
also happen if the incoming radiation quantum is stopped by an inner shell orbital 
electron. Secondary radiations will be absorbed the same way as the original incident X-
ray and generate numbers of electron-hole pairs depending on the energy of the incoming 


















produce one electron hole pair in different materials is named as W. If an x-ray photon is 
absorbed, the number of generated electron hope pairs, N, would therefore be E/W, with 
E representing the energy of the absorbed X-ray photon.  
Because the generated x-ray from an x-ray tube, for example, contains photons of 
different energy with different fluence, φ(E), the total absorbed x-ray energy, Eab, in a 
detector with area of A is calculated as [21]: 








in which, E is the x-ray energy, µ(E) and µab(E) are the x-ray attenuation, and absorption 
coefficients, and η(E) is the x-ray quantum efficiency (QE) determined from: 
[ ].)(exp1)( dEE µη −−=  (1.3)
where, d is the depth of the detector material.  The x-ray spectra used in calculations of 
the fluence are obtained from a computer model.  From this, the generated charge in the 
detector material Qgen is determined by the ratio of absorbed energy per pixel Eab and the 




Q abgen =  (1.4)
 
1.4.2 Direct and indirect x-ray detectors 
Different detector materials are used for X-ray detection. If generated electron hole pairs 
have enough high mobility and long recombination life time they could be collected by 
applying a DC electric field to the detector. Such detectors are called photoconductor or 
semiconductor photodetectors, and the mechanism of X-ray detection using 
photoconductors is called direct detection (Fig. 1.6) because the X-ray energy is directly 
converted to electric charge. Direct detection of X-rays in photoconductors depends on 
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how many electron-hole pairs (EHPs) are generated upon absorption of X-rays and how 
effectively they are collected (charge collection efficiency). Therefore, any detector with 
lower value of (W) (equivalent to higher number of EHPs generated by an X-ray 
quantum) and higher carrier mobility-time product (µτ) would be considered better, if the 
dark current is sufficiently low and the detector has a low image lag. Image lag is related 
to the memory effect of photoconductors which is primarily caused by slow de-trapping 
of trapped charges upon absorption of X-ray. Properties of a few of common 
photoconductors are listed in Table 1.1 among which amorphous selenium is the most 
common.  
An ideal photoconductor for X-ray detection should have very small absorption thickness 
(less material and less applied voltage), high bandgap energy to have less dark current, 
and low value of W to generate more electron hole pairs, and high (and matched) value of 
mobility-life time constant for both electrons and holes to maintain efficient charge 




















Table 1.2. Common semiconductor x-ray detectors and their specifications [22] 
Photoconductor 
Absorption 
depth for 60 
keV(µm) 





a-Se 976 2.3 45 0.3 – 3  ×10
-
6 
0.6 – 6  ×10-
5 
HgI2 252 2.1 5 1.5×10-5 10-7 
CdZnTe 280 1.7 5 5  ×10-4 10-4 
Desired to be Low high Low High High 
 
Phosphorescent (and/or fluorescent) materials are widely used as X-ray detectors in 
which, generated electron hole pairs can quickly recombined in a direct band to band (or 
band-trap or trap-trap) transition and emit UV or visible photon of a specific wavelength; 
they are called phosphors and/or scintillators. In order to detect X-rays using scintillators, 
the visible photons emitted by the scintillator are next detected by a photodetector such as 
a pin diode, optically coupled to the scintillator (Fig. 1.7). Such detection mechanism is 
called indirect detection because of the two step conversion involved. Decay time and 
after glow are among most important and limiting factors of scintillators; short decay 
time and no afterglow are requited for high speed detection for real time applications. 
The disadvantage of scintillators is the fact that visible photons once generated scatter 
everywhere in the detector and therefore the spatial resolution would be poor compared 
to direct detection where high biasing electric field in the photoconductor reduces lateral 
diffusion of generated charge carriers. Special types of columnar scintillators, or 
composite materials should be used in order to improve the image resolution captured 












Figure 1.7. Indirect x-ray detection mechanism involves generation of visible photons in 
a phosphor (or scintillator) layer, and detection of those photons by a photodetector 
 
Table 1.3. Common scintillator x-ray detectors (phosphors / scintillators) and their 
specifications (wikipedia.org) 
Phosphor / Scintillator Color (wavelength) Decay to 10% Afterglow 
Gd2O2S:Tb Green (545 nm) 1.5 ms Low 
Gd2O2S:Pr,Ce,F Green (513 nm) 4 µs No 
Y2O2S:Tb Light green (513 nm) 7 µs No 
CaWO4 Blue (410 nm) 20 µs No 
CsI:Tl Green (454 nm) 5 µs High 
CdS:In* Green (525 nm) <1 ns No 





1.5 X-ray imaging for mammography1 
1.5.1 Introduction to breast cancer 
Breast cancer is caused when the body loses its control over proliferation of glandular 
cells in the breast. A death rate of 24.3% is reported among 179,000 women diagnosed 
with breast cancer in US in 1998. Breast cancer is considered one of the major killers of 
women. While some specific mutated genes are recognized to be responsible for at least 
4% of breast cancer occurrence, the exact cause of breast cancer is still unknown to a 
large extent. Lack of sufficient information abut the cause of breast cancer has 
considerably increased the importance of mammography to detect breast cancer in its 
very early stages (in situ, or minimally invasive) as the only effective way to control it; 
i.e., before it reaches the point (metastasis) when treatment is ineffective.  
 
1.5.2 Mammography 
Mammography, or the X radiology of the breast is used for different purposes including 
a) investigating symptomatic patients (those who have been diagnosed with breast 
cancer), or screening of women in different ages, or to locate suspicious areas prior to a 
surgery or biopsy. Detection of breast cancer depends on identification of following 
traces in a mammogram: 
• Appearance of a tumor mass 
• Detection of certain amount of mineral deposits which is called microcalcification 
• Distortion in normal tissue pattern  
• Asymmetry between corresponding regions of left and right breast 
                                                 
1 Information of this section is adapted or compiled from “Digital Mammography” by M. J. Yaffe, in 
“Handbook of Medical Imaging”, Volume 1. Physics and Psychophysics, ch. 5, pp. 331-367, Edited by J. 
Beutel, SPIE publications, 1999 
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A mammography imaging system must be capable of visualizing above listed main 
features of the disease, encoded in minor changes in tissue x-ray attenuation associated 
with breast cancer. The imaging system should be able to perform following tasks with 
the least amount of patient delivered dose: 
• Accurately measure intensity of transmitted x-ray through all regions of the 
breast. 
• Amplify small contrast differences resulting from subtle differences in x-ray 
attenuation coefficient of the breast tissue. 
• Provides high spatial resolution to visualize fine details of microcalcification 
Because of these stringent requirements digital mammography is one of the most 
demanding but challenging medical x-ray modalities. General specifications of a 
mammography imager are listed in Table 1.4 [7]. 
 
Table 1.4. General requirements and specifications of a mammographic imager 





X-rar spectrum (kVp) 30 
Exposure range (mR) 0.6 – 240 
Image charge per pixel for a-Se 
direct photoconductor detector 
(e-/dell/mR)
1.68×105 
Dynamic range (e-) 105 – 40×106 
 
In addition to the previous list of tough requirements of digital mammography, an imager 
with high dynamic range is needed with pixel architecture capable of holding up to 40 
million electrons, as well as providing linear response. 
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1.5.3 Tomosynthesis  
Blurring tomography technique involves in moving both x-ray source and the detector 
during exposure, in such a manner that anatomical structures out of a plane of interest are 
blurred; rendering a relatively sharp image of that particular plane. This technique has 
been adapted to digital imaging and is refined to tomosynthesis in which, a series of 2D 
images are taken from different viewing angles. These images are then digitally 
processed to render tomographic images. Digital imaging has made it possible to extract 
tomographic images of different planes from the same set of images. In addition to that, 
tomosynthesis can be performed without breast compression, and therefore it can provide 
better Z information of suspicious tissues, and reduced structure noise compared to 
normal mammography. 
Patient dose is a critical aspect of tomosynthesis. While certain amount of dose is 
required to obtain sufficiently high contrast mammograms, tomosynthesis should not 
delivered more than that dose, independent of the number of frames captured. If the dose 
is taken to be the same for mammography and tomosynthesis, it means less dose is 
available for each frame as the number of images is increased. Low noise imaging is 
therefore required to render sufficiently high contrast images with the reduced dose per 
frame in tomosynthesis. Fast imaging is the other requirement of tomosynthesis. While 
the total exposure time is limited, and should be kept as short as practical to eliminate 
image blurring due to patient’s movements, taking a large number of frames in a limited 
short time requires high frame rate. Table 1.5 compares and contrasts general 




Table 1.5. Requirements of a tomosynthesis imager with pixel pitch of 100 µm 
 Tomosynthesis Mammography 
Imager size (cm) 18×24 18×24 
Pixel pitch (µm) 100 100 
X-ray spectrum (kVp) 30 30 
Number of frames 100 1 
Frames per second High: 50 – 100  - 
Exposure range (mR) 0.006 – 0.24 /frame 0.6 – 240 
Image charge per pixel 
for a-Se direct detector 
(e-/pixel/mR) 
6.72×105 6.72×105 
Dynamic range (e-) 4×103 – 1.6×106 4×105 – 1.6×107 
Quantum noise level (e-) ~1264 ~12,640 
 
It is expected that a digital imagers has the following features for mammography, in 
general, and mommography tomosynthesis, in particular: 
• High resolution 
• High dynamic range 
• High gain and low noise 
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This chapter describes various existing pixel architectures for large area digital imaging 
to provide the background information [1] for the next chapter where novel architectures 
for high resolution digital imaging are introduced. Transfer function of existing 
architectures are calculated, using which different pixel architectures are compared and 
contrasted based on their performances such as conversion gain, and readout speed, as 
well as pixel complexity, size and fabrication reliability.  
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2.1 Passive Pixel Sensor Architecture    
2.1.1 Introduction 
The passive pixel sensor (PPS) is possibly the simplest architecture for large area 
imaging [2, 3], and provides the most compact pixel design for high resolution imaging. 
The architecture of a PPS as shown in Fig. 2.1 consists of a detector connected to a 
transistor switch. It is called “passive” because in PPS architecture the transistor operates 
as passive switch rather than an active amplifying device. Large area two dimensional 
arrays of passive pixel sensors employing direct or indirect x-ray detectors have been 
developed and are commercially available, known as, flat panel imagers (FPIs) or flat 
panel detectors (FPDs) [4]. Today, the PPS is the industry standard architecture for large 
are x-ray imagers for both direct and indirect x-ray detectors. 
 
Gate line:







Figure 2.1. Architecture of a passive pixel sensor (left), close-up picture of a corner of a 
Samsung (039-s) PPS based 45 cm × 45 cm indirect detection flat panel detector with 
149µm pixel pitch (http://www.gizmag.com/samsung-digital-x-ray-detector/8396) 
 
The detector can be either a photo diode, such as a-Si pin diode coupled to a scintillator 
layer for x-ray detection, or a photoconductor such as amorphous selenium (a-Se) for 
direct x-ray detection. In case a photodiode is used, the junction capacitance of the diode 
would be the large enough, so that there would be no need of a physical pixel capacitor. 
 24
In case of using a photoconductor such as a-Se, because of the large a-Se thickness 
required to stop x-ray, the detector capacitance would be small, so that a physical 
capacitance is needed to hold the detector charge.  
 
2.1.2 PPS operation  
Capturing images using PPS architectures consists of two steps: 1) Integration, and 2) 
readout/reset [1, 2]. During Integration mode, the TFT switch is OFF, and the electric 
charge generated in the detector as the result of incident radiation, is deposited on Cpix. In 
the Readout/Reset mode the TFT switch is turned ON and the stored charge on the Cpix is 
transferred to the charge amplifier via data line, where it is converted to an equivalent 
voltage, Vout. Figure 2.1 shows the circuit diagram of a PPS connected to the column 
charge amplifier via data line. When the charge is read out at the end of the readout 
mode, Cpix charge is reset to zero and the pixel is ready for the next Integration.  









Figure 2.2. The circuit diagram representing a passive pixel sensor connected to the 
column charge amplifier via the data line 
 
(1+Av)Cf CfAvVx
Pixel Data line Column Amplifier
Cdet Cst Cdg CLine





Figure 2.3. The circuit model of one PPS pixel connected to the column charge amplifier 
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2.1.3 Characteristic function of PPS architecture 
The circuit model of a passive pixel connected to a charge amplifier via a 
resistive/capacitive data line is shown in Fig. 2.3, where the switching TFT is simply 
modeled by its gate overlap capacitances and drain-source resistance. The pixel 
capacitance Cpix, is the sum of detector capacitance, Cdet, the pixel storage capacitance, 
Cst, and the drain-gate capacitance, Cdg [1] 
dgstpix CCCC ++= det  (2.1)
The data line is simply modeled by a line resistance and capacitance, RLine and CLine 
respectively. For each column, the parasitic line capacitance, CLine, has three major 
components: 1) the source-gate capacitance of all TFTs connected to the column, 2) the 
cross-over capacitances of the said column data line with all the gate lines, and 3) pissible 
cross-over capacitance of the data line with detector bias line or other metal layers 
depending on the design. Assuming the voltage gain of the charge amplifier is Av, the 
miller capacitance of the feedback capacitor Cf, i.e., (1+Av)Cf appears at the input of the 
charge amplifier. At the end of a very long readout time, the detector deposited signal 











Therefore, for finite readout time, when Qsig is not fully distributed over all capacitances, 








where ηTR is the charge transfer efficiency of the readout cycle, i.e., the ratio of 
transferred to detector deposited charge due to finite readout time. In the rest of this 
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section we attempt to evaluate ηTR based on response time of the PPS architecture to 
calculate the output voltage of the PPS architecture with charge amplifier.  
Cpix CLine
1/2 RLineRON 1/2 RLine Virtual
Ground
 
Figure 2.4. The circuit model for estimation of charge transfer time constant of PPS 
architecture 
Zero time constant approximation is used to estimate the time constant associated with 
transfer of charge from pixel detector to the integrator capacitor. Given the fact that the 
input of the charge amplifier is virtually grounded (Fig. 2.2), there would be three time 
constants associated with each of CLine, CGS and CPix independently as: 21 LineLine RC=τ , 
LineGS RC=2τ , ( )LineONPix RRC +=3τ . The charge transfer time constant τTR is then 
calculated as: 
( ) 4/22222221 LineLineLineONPixTR RCRRC ++=+≈ τττ  (2.4)
Because of the large value of RON compared to RLine, τ2 is the much larger than τ2, and it 
dominates the time constant.   
( )LineONPixTR RRC +≈τ  (2.5)
The ON state resistance of a switch TFT, derived from its linear characteristic region, 
depends on its geometry as well as its gate-source voltage, and is defined by the 
following equation: 
( )[ ] 1−−= treadON VVKR  (2.6)
Here, K is the gain factor of the TFT equal to the product of field effect mobility, µFE, 
gate capacitance per unit area, C0, and the aspect ratio, W/L of the switch TFT, with Vt 
representing its threshold voltage. Vread is the voltage applied to the gate line, and should 
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be high enough to RON as low as practical When the pixel is read out for tRead seconds, the 










exp1 Re τη  (2.7)
Equation 2.7 clearly shows the role of different components of the PPS architecture in 
charge transfer efficiency which determines the output voltage as stated in Eqn. 2.3 Also, 
it shows that high value of Av and enough long readout time are necessary to have close 
to unity charge transfer efficiency. Substituting Eqn. 2.7 in 2.3 results in characteristic 















exp1 Re τ  (2.9)
   
2.1.4 PPS architecture with voltage amplifier 
In PPS architecture, non-inverting voltage amplifiers (with voltage gain of Av, and high 
input impedance), or inverting voltage amplifiers [1] can also be used in place of charge 
amplifiers, which are considered to be expensive components. Assuming large enough 
input impedance column amplifier for no loss of charge, Qsig will be distributed over Cpix 








Although Eqn. 2.10 shows that the charge to voltage conversion gain could be 
considerably large with large enough Av, but because CLine is much larger than Cpix, the 
input voltage at the column voltage amplifier would be very small, making this readout 
approach vulnerable to noise, especially for low input signal values [1].  
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2.1.5 Numeric values and practical considerations for PPS architecture 
To compare the two different readout schemes of PPS architecture discussed, the charge 
to voltage conversion gain, or, the ratio of Vout/Qsig is calculated [1] based on nominal 
values of parameters as listed in table 2.1. 
Table 2.1. Nominal values of parameters for PPS architecture 
Parameter Value Parameter Value 
µFE 0.5 cm2/Vs Cpix 0.5 pF 
C0 20.0 nF/cm2 CLine 50.0 pF 
W 50 µm RLine 1.0 kΩ 
L 10 µm τTR 1.0 µs 
Vread – Vt 10.0 V Cf 0.5 pF 
RON 2.0 MΩ Av 100 
Vout PPS / Qsig 0.99 V/pC Vout V-PPS / Qsig 1.98 V/pC 
 
2.2 Active Pixel Sensor Architectures 
2.2.1 Introduction 
As introduced in chapter 1, the Active Pixel Sensor (APS) architecture appeared 
succeeding CCDs as an electronic imaging device fully compatible with the CMOS 
technology to provide low-power and low-cost solution for digital imaging. The classical 
APS architecture consists of a pixel detector and three transistors (Fig. 2.5), and is known 
as three-transistor (3T) APS. In contrast to PPS where the pixel output signal is the 
original detector integrated charge, in APS the sensor value is converted to an equivalent 
voltage or current using an on-pixel amplifier. This results in improved noise and/or 
















Figure 2.5. Standard three-transistor APS architecture 
 
2.2.2 APS operation and classification 
The operation of APS consists of three steps: Reset, Integration, and Readout [1]. A 
transistor switch, T2, is used to reset the pixel sensor to a preset voltage prior to 
integration. The collected charges during integration are deposited on the pixel capacitor, 
Cpix, modulating its preset voltage. To read the pixel value, transistor T3 is switched on 
and the voltage of the pixel sensor is buffered out by transistor T1. Depending on the 
type of column amplifier connected to the APS imager, the output of the APS circuit can 
be read either in terms of voltage, which is called voltage mediated APS (V-APS), or in 
terms of current, in which case, the APS pixel is called current mode (or current 
mediated) APS (C-APS).  
 
2.2.3 Voltage mediated APS 
A voltage buffer (or a voltage amplifier) is used as the column amplifier of a V-APS 
imager, with a load resistance across which the output voltage is dropped (Fig. 2.4) [8]. 
During readout when transistor T3 is switched on, the drain current of T1 charges up the 
parasitic line capacitance of the data line and the voltage at the input of the column 
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. The time variation of the 
output voltage is approximated with a single pole system having a single the constant of 




























RV ||1  (2.11)
Here, the VRST – Qsig/CPix is the pixel voltage at the end of the integration period when 
Qsig has been deposited on the pixel capacitor CPix, and t is the readout time. As (2.11) 
shows, RLoad should be much higher than RON to have high enough output voltage. In that 
case, the time constant is mostly determined by RON. For readout times much larger than 
the time constant, the output voltage of the V-APS approaches VRST – Vt – Qsig/CPix; gain 
of -1/Cpix, and offset value of VRST – Vt. The offset value is corrected by subtracting the 
image from a dark frame, which is called Double Sampling. That is, the output voltage 
containing image information is subtracted from a previously read value of the output 
voltage with no radiation (i.e., when Qsig = 0). Double sampling makes the output 
independent of inevitable variations in Vt across the large area imager. Therefore, the 














= −−  (2.13)
As described by Eqn. 2.13, the V-APS charge to voltage conversion gain of 1/CPix would 
be high if the pixel sensor capacitance is kept as low as possible, which enables detection 
of very weak signal charges, while the architecture is amenable to noise because the 
voltage at the input of the column voltage buffer is not attenuated. However, because of 
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the long RC time constant associated with the high ON state resistance of T3 a-Si TFT, 
RON,  and large value of parasitic capacitance of the data lines, CLine, the readout time of 
V-APS architecture is long, and therefore the architecture is not suitable for fast imaging 
if the large area FPI is fabricated using a-Si technology. The most important aspect of V-
APS is that, the voltage at the input of the column amplifier is almost equal to the 
detector node voltage and is not attenuated the way it is in PPS with voltage amplifier. 
This provides the possibility of using inexpensive voltage buffers in place of charge 
integrators for column amplifier without comprising the noise performance of the imager. 
Equation 2.13 shows that the charge to voltage conversion gain of the V-APS is 1 V/pC 
































Figure 2.6. (a): Diagram of a V-APS architecture. (b): The circuit model in Readout 
mode 
 
2.2.4 Current mediated APS 
In order to suppress the long time-constant associated with the V-APS readout, current 
mediated active pixel sensor is developed [9] in which the data line is virtually grounded 
by a high gain charge amplifier or a trans-impedance amplifier more or less the same as 


































Figure 2.7. (a): Illustration of C-APS architecture with current integrator. (b) Trans-
impedance amplifier that can be used in place of the current integrator as the column 
amplifier. (c): The pixel circuit model in Readout mode 
Figure 2.7 shows the C-APS pixel circuit connected to the column amplifier which can 
be a current integrator or a transimpedance amplifier. The pixel output current of a C-
APS architecture (Fig. 2.7.c) is derived as a function of pixel sensor voltage at the pixel 
sensor capacitance, Vpix [9]. 











In which K is the gain factor (C0 µFE W/L) of the AMP TFT, and VPix is equal to VRST – 
Qsig/CPix. With double sampling, the change in the drain current is attributed to Qsig and 




















In case a trans-impedance amplifier is used, the change in output current is converted to a 
voltage change at the output of the trans-impedance amplifier. 




















The gain of the APS architecture, with a trans-impedance amplifier here, is defined as the 























Compared to the gain of V-APS from Eqn. 2.13 which is 1/CPix, by proper choice of feed 
back resistor and proper design of the READ and AMP transistor, the C-APS gain could 
be larger than pixel gain of V-APS.  
 
Charge amplifiers can also be used for column readout circuitry, in that case, the output 
current is integrated over the readout time to build the output voltage on the feedback 
capacitor of the charge amplifier. The gain of the C-APS with charge amplifier Eqn. 2.16, 
is derived similar to Eqn. 2.17. 





















Equation (2.18) shows a time varying gain, which is interesting from static and real time 
imaging applications point of view, for providing a method of linear gain control.  
 
Table 2.2. Nominal values of parameters for C-APS architecture 
Parameter Value Parameter Value 
µFE 0.5 cm2/Vs Cpix 0.5 pF 
C0 20.0 nF/cm2 CLine 190 pF 
W/L 100 µm/10 µm RLine 1.0 kΩ 
Rf 1 MΩ τTR 0.5 µs 
Vread – Vt 10.0 V Cf 0.5 pF 
RON 1.0 MΩ VRST – Vt 10.0 V 
K 0.1 µA/V2 tint 5 µs 
Vout C-APS / Qsig 
(Eqn. 2.17) 2.0 V/pC 
Vout C-PPS / Qsig 
(Eqn. 2.18) 8.45 V/pC 
 
Comparing this result with those for V-APS and PPS, we see that we have on-pixel gain. 
The fact is that increasing the integration time will increase the gain. For example, in tint 
is taken to be 10 µs, then the C-APS gain would be 16.9 V/pC resulted from Eqn. 2.18. 
This high value of the pixel gain helps detection of weak signals.  
 
2.3 Hybrid pixel designs 
Because of providing gain, APS is particularly a suitable architecture for low dose 
applications, such as fluoroscopy. However, for higher dose modalities such as chest 
radiography and mammography where the changes in the sensor signal is large, the 
inherent nonlinearity of C-APS becomes a big issue. Hybrid passive-active pixel 
architectures are one solution for this problem (Fig. 2.8) [10]. Depending on dose level, it 
is possible to read the pixel output both in PPS or APS, providing high gain for low 
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dynamic range modalities such as fluoroscopy, and linear response and high dynamic 
range for high dose modalities such as mammography.  
 













(current or charge)  
Figure 2.8. Hybrid pixel architecture, employing both PPS and APS  
 
Because of increased transistor and line counts per pixel [11] which inversely affect pixel 
size and resolution as well as fabrication reliability, four-transistor hybrid designs are not 
considered for high resolution large area digital imaging applications here in this thesis.  
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High Resolution Pixel Architectures 
 
 
This chapter which is in fact the summary of a few publications (see Appendix B), 
introduces a new generation of pixel architectures for high resolution low noise large area 
imagers as the core of this thesis on pixel circuit design. The novel architectures are 
designed based on a two-transistor (2T) hybrid active/passive architecture where the 
main thin film transistor of the pixel circuit operates switched amplifier, eliminating the 
need for a row-select (or read) transistor that appears in the standard APS architecture. 
This has been made possible by employing a novel charge-gated thin film transistor. 
Different 2T pixel architectures are compared and contrasted with existing architectures 
(previously studied in chapter 2) based on their performance, fabrication reliability and 
imager system complexity. Criteria such as on-pixel gain, input referred noise and pixel 
size are used for performance evaluation, whereas, architecture complexity, density of 
transistors and number of lines per pixel are the measures for fabrication reliability. 
Finally, circuit requirements for operating the imager such as driving and signal 
processing circuits and their compatibility with the existing flat panel technology are 
discussed to evaluate system complexity of images fabricated using such pixel 
architectures. 
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3.1 Charge-Gated Thin Film Transistor    
3.1.1 Introduction 
Thin film transistors (TFTs) originally developed as switching elements for large area 
active matrix liquid crystal displays (AMLCDs) and flat panel imagers [1, 2] are finding 
analog applications such as current drivers in Organic LED displays [3] or as amplifiers 
in active pixel sensor (APS) imaging arrays [4]. The analog implementation is a result of 
advances in amorphous silicon (a-Si) fabrication technology, as well as use of innovative 
circuits to overcome speed, stability and noise shortcomings in the a-Si material [5]. 
Compared to crystalline silicon transistors implemented a-Si TFTs are large in size. 
Therefore, employing TFT circuits at the pixel level requires minimizing pixel transistor 
counts for high resolution applications, as well as reducing gate/data line 
interconnections to reduce reliability issues in large area fabrication. In large area sensor 
arrays using a classic three transistor (3T) APS architecture for example [6], electric 
charge generated in the pixel detector, e.g., an amorphous selenium photoconductor, is 
deposited on the pixel storage capacitor connected to the gate of an amplifying transistor. 
The amplifying transistor is connected to the column output line by an addressing switch 
transistor and yet another switch transistor is used to reset the sensor node voltage.  
In this section, a charge-gated TFT (CG-TFT) capable of integrating the sensor charge as 
well as switching its output current ON and OFF is introduced to replace the amplifier 
and readout TFT in the 3T APS architecture; The readout circuit fabricated using CG-
TFT was reported to IEEE International Electron Devices Meeting (IEDM 2007) [7].  
 
3.1.2 Charge-gated TFT 
A charge gated transistor is obtained when a second gate (i.e. the charge gate) is 
introduced between the traditional gate and semiconductor layer of a field effect 
transistor. Fig. 3.1 shows two configurations of a staggered top gate TFT with the charge 
gate between the gate and the semiconducting channel. The charge gate is electrically 
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floating, i.e., it is embedded inside the insulating gate dielectric, and connected to a high 
resistance, low parasitic capacitance photoconductive detector, e.g., amorphous selenium. 
Fig. 3.1 shows two implementations of the charge gated TFT, the latter, a bottom gate 
coplanar configuration is sometimes preferable because it requires fewer masks and 
fabrication steps, as well as providing a completely exposed charge gate electrode for 
direct contact to an overlying detector. Because the charge gate is electrically conductive, 
the two device configurations shown in Fig. 3.1 are electrically identical. In either case, 
the gate is capacitively coupled to the TFT channel via the charge gate. The coupling 
capacitance between the gate and the charge gate is Cg, and the capacitance between the 
charge gate and the channel (including overlap) is Cc. The dielectric thickness for these 
capacitances is not necessarily the same and can be optimized independently. For 
example, in the coplanar configuration of Fig. 3.1, t1 is always smaller than t2 when a 




Fig. 3.1. Cross-section of charge-gated field effect transistors in a top gate and coplanar 
configuration - the two devices are electrically identical 
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The electronic band diagrams of the device are shown in Fig. 3.2. Assuming zero flat 
band voltage when gate and source voltages are zero and the same area for Cg and Cc,  
the device is normally biased as a conventional TFT and the potential of the floating 
charge gate with respect to source, Vgs, follows the potential induced by the gate due to 
the applied gate voltage, VG. When Fn, the quasi Fermi level for electrons, is close to the 
conduction band, we neglect small variations of semiconductor surface potential (since 
Fn is effectively pinned due to the channel screening effect) compared to the large 









A large enough VG increases Vgs to allow accumulation of carriers in the channel for the 
device to turn ON. When positive electric charge is deposited on the charge gate, as 
shown in Fig. 3.2, Vgs increases to Vgs1, and subsequently increases the carrier 
concentration in the channel, in spite of the constant gate voltage, VG. Deposition of 
negative charge results in a reduction of carrier concentration in the channel, which 
allows the current conduction in the channel to be modulated by charge deposited on the 
charge gate. Even with positive charge on the charge gate, the device can be turned OFF 
(non-conducting) by applying a negative voltage to the gate as shown in Fig. 3.2.  
The voltage difference between the charge gate and the source can be expressed as a 
function of VG, and deposited charge, ∆Q.  Using the current equation for field effect 
transistors, the drain current of the CG-TFT can be obtained. The equivalent capacitance 







=+≈ . Here, εr is the relative permittivity of the dielectric, W 
and Lg are the channel width and length of the device and Lov is the total overlap length of 
the charge gate on drain and source contacts. The amount of voltage change as the result 




Fig. 3.2. Electronic band diagrams of a CG-TFT under different bias conditions (flat 
band, positive VG, positive VG with deposited charge, ∆Q on the charge gate, negative 








Putting Eqn. 3.1 and Eqn. 3.2 together to obtain Vgs as a function of gate voltage and 




























Here, Vt is the TFT threshold voltage and VDS is the drain source bias. The drain current 































Fig. 3.3. 2T-APS die micrograph and circuit diagrams for 2T and 1T high resolution 
active pixel sensor (APS) circuits using an amorphous silicon CG-TFT. For clarity, the 
TFT drain, source, and gate terminals are outlined in white on the micrograph, and the 
charge gate is outlined in black. 
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3.1.3 Experimental results and discussion 
Coplanar charge-gated a-Si TFTs shown in Fig 3.1 were fabricated using a four-mask 
double dielectric top-gate fabrication process using an in-house TFT fabrication facility. 
A die micrograph of the fabricated 2T APS structure is shown in Fig. 3.3.  The voltage on 
the charge gate is reset via the Reset TFT (see. Fig 3.3) in order to discharge the 
deposited charge from a low leakage current photoconductor such as a-Se after the sensor 
value is readout. When the Reset TFT is turned ON, it discharges the charge gate to the 
grounded source, i.e., it resets the charge gate voltage to zero. Similarly, the charge gate 
can be reset to a non-zero voltage. However, during detector integration and charge 
deposition, the Reset TFT is kept OFF to keep the charge gate floating. It is important to 
note that if photodiode detectors are used, the sensing node, i.e., the charge gate, can be 
reset by forward biasing the photodiode. Here, the need for a reset TFT is eliminated and 



















































Fig. 3.4.  Measured transfer characteristics of charge-gated TFTs test structure with W/L 
of 5, and the output characteristics of the two-transistor APS circuit of Fig. 3.3. 
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The measured transfer characteristics for different reset voltages of a test CG-TFT with 
W/L = 5, Lg = 10 µm, Cg = 1.35 pF and Cc = 0.22 pF are shown in Fig. 3.4. Here, the 
deposited charge on the charge gate strongly modulates the threshold voltage of the 
device, and therefore the output current. Calculated values from Eqn. 3.3 are within 15% 
of the measured values for ∆Q = 0. The reset voltage, VRST, was changed between +/- 5 V 
to obtain +/- 7.8 pC of charge on the charge gate as shown in Fig. 3.3. In practice 
however, there are voltage drops across the reset TFT drain and source contacts which 
result in a smaller reset voltage appearing on the charge gate. The shift in Vt is calculated 















The term (Cg +Cc)/Cg appears in Eqn. 3.5 because the shift in Vt is read on the VG axis in 
Fig. 3.4 with VG being scaled by Cg/(Cg +Cc) in Eqn. 3.3. The change in Vt can also be 









Eqn. 3.6 suggests equal threshold voltage shift of 5.8 V for a resetting voltage of +/-5 V. 
However values of 5 V and 4.5 V are measured as shown in Fig. 3.4.a. Knowing the 
capacitance ratio and the measured shift in Vt, the actual value of charge gate reset 
voltage is extracted from Eqn. 3.6 to be 4.3 V and -3.9 V for VRST equal to 5V and -5V 
respectively. We attribute these differences to the voltage drops across the Reset TFT, 
incomplete resetting of the charge gate, and loss of charge due to leakage current. The 
operation of the CG-TFT is different from dual-gate or double-gate TFTs where the 
semiconductor is sandwiched between two gates and the channel is formed under one of 
the gates, i.e. the primary gate. In such devices the threshold voltage is weakly modulated 
by the secondary gate voltage with a proportionality factor of ~ 0.15 [9]. For charge-
gated TFTs however, Eqn. 3.6 shows that the threshold voltage is modulated by the reset 
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voltage on the charge gate with a proportionality factor of grater than unity.  
The output characteristics of the charge-gated TFT for the high resolution imaging pixel 
of Fig. 3.3 are also shown in Fig. 3.4 [7]. There a strong dependence of IDS on the applied 
VDS. This is due to feedthrough from the TFT drain to the charge gate via the overlap 
capacitance as VDS is swept. The overlap capacitances should be minimized to reduce 
current modulation by drain-source voltage, however, this will not be a problem when the 
charge gated TFT is used in the common drain configuration, which is the case for most 
image sensor applications.   
 
3.2 Novel Two-Transistor Pixel Architectures   
3.2.1 Introduction 
Active pixel sensor (APS) architectures for large area imaging applications using thin 
film transistors (TFTs) have received considerable attention in recent years [10-13] for 
their ability to provide high signal to noise ratio [14], or fast operating speed [15]. Due to 
its single switched transistor architecture, the single switch passive pixel sensor (PPS) 
[10] provides a compact solution for large area imaging using TFTs; however, its noise 
performance is inadequate for very low input signal applications such as real-time 
medical fluoroscopy, where the APS is a promising replacement. [14]. In addition, 
current mode APS pixel architectures have recently been shown to outperform the PPS in 
terms of imaging speed thus presenting new opportunities in high frame rate applications 
such as computed tomography [15]. 
Compared to the PPS pixel, amorphous silicon (a-Si) current mode APS architectures 
consists of three transistors that require a larger pixel area comparatively. For 
applications such as fluoroscopy where the pixel pitch is relatively large (150-200 µm), 
APS architectures are feasible since they meet the requirements of low noise 
performance, fast readout for real time imaging as well as pixel size. However, for 
mammography applications where high resolution images are necessary (pixel pitch of 
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50µm – 100µm), pixel size remains a challenge for APS architectures. Furthermore, 
emerging applications such as mammography tomosynthesis are becoming popular 
where multiple images are obtained from different viewing angles using a fraction of the 
allowable dose and time of regular 2D mammography to render a three dimensional 
image. The two-transistor (2T) APS was proposed as an alternative to the 3T APS to 
address the detector array resolution challenge while the simplicity of the architecture 
also provided improvements in electrical performance [15, 16]. Part of the results 
presented in this section were published at IEDM 2007 [7], the performance of different 
2T APS architectures is discussed in detail in terms of pixel gain, noise and stability 
performance. Measured results from in-house fabricated 2T-APS test pixels are presented 
as well as driving schemes for minimizing the threshold voltage metastability problem 
and increasing frame rate. 
 
3.2.2 Two-Transistor APS Architectures 
3.2.2.1 Pixel architecture using a gate-switched amplifier 
The 2T APS architecture using a gate-switched amplifier (Fig. 3.5.a) consists of a pixel 
detector, for example an amorphous selenium (a-Se) photoconductor that converts the 
incident radiation to electric charge, a resetting transistor, TR, which is used to reset the 
detector node to a preset voltage, and an amplifying transistor, TA, which drives the pixel 
output current based on the change in detector node voltage (at gate of TA), and a 
capacitor, Cg, which serves as the pixel storage capacitor, as well as providing access to 
the gate of TA to switch it ON and OFF [16]. Here, TA is a switched amplifier integrating 
the functions of both the amplifier TFT (TA) and the series connected switch TFT (TS) of 
the standard APS architecture (Fig. 3.5.d). Similar to the previously reported 3T APS 
architecture [3], the 2T APS operates in Resetting, Integration and Readout modes as 













































Fig. 3.5. (a) Two-transistor APS architecture and its die micrograph using gate-switched 
amplifier [7]. (b) Two-transistor APS architecture using source switching (c) Two-
transistor APS architecture using drain switching [15]. (d) The standard three-transistor 
APS architecture [2]. 
Table 3.1. Status of transistors and Driving signals for operation of the 2T APS of (Fig. 
3.5.a, gate-switched amplifier) in different modes. 
 Resetting Integration Readout 
Read    
Reset    
Output 0 0 0 (Iout) 
TA-TR OFF-ON OFF-OFF ON-OFF 
In Resetting mode, when TR is turned on the detector node voltage is set to zero by 
discharging it to the grounded output; TA is turned OFF. During the Integration mode the 
preset voltage of the detector node is modulated by the charge generated in the detector 
as the result of radiation absorption; both TA and TR are in OFF state. When TR is OFF, 
because of the extremely high resistance photoconductor detector, the detector node is 
effectively floating [17]. This makes it possible to read the pixel value by applying a 
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voltage pulse to the pixel capacitor which consequently increases the gate-source voltage 
of TA, VGS TA, beyond its threshold voltage while preserving the charge on its gate [16], 
which provides non-destructive readout capability. Figure 3.6 shows the non-destructive 




























Fig. 3.6. Successive readout of the 2T APS for different values of detector node preset 
voltage, VRST, at the rate of 20 samples per second. 
Eqn. 1 describes VGS TA in the readout mode. As shown in Fig. 3.5.a, VREAD is the 
amplitude of the read voltage pulse, Cgs is the gate-source capacitance of TA, and Ceff 
represents the total detector node capacitance, i.e., gate capacitance of TA (including 
gate-drain and gate-source overlaps), detector capacitance, drain-gate capacitance of TR, 
and the storage capacitance Cpix. Because other capacitances are small, Ceff ~ Cpix + Cgs. 
∆Q, which is usually selected to be negative by proper choice of detector biasing voltage 







VV ∆+= . (3.7)
Depending on the level of bias voltage, Vbias, and the amplitude of the read voltage, TA is 
biased in linear or saturation mode and drain current, modulated by ∆Q, flows to the 
output line for further processing. Fig. 3.6 shows the transfer characteristics of a test 2T 
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APS (∆Q = 0) biased in linear and saturation modes as a function of the VREAD and Vbias 
voltages. When the pixel is reset with non zero voltage, charge is deposited on the pixel 
capacitance and the second term of Eqn. 3.7 appears as a shift in threshold voltage (Fig. 
3.6.b) which strongly modulates the output current as described by Eqn. 3.8 [17]. Bearing 
in mind that the field effect mobility is bias dependent, and the effective gate-source 
voltage must be calculated based on the voltage drop due to the source contact resistance, 



























The above equation describes the pixel output current, Iout, when transistor TA is biased in 
linear mode. KA is the gain factor of TA, or the product of the field effect mobility, µFE,  
gate capacitance per unit are, C0, and aspect ratio of TA, WA/LA, and Vt is the threshold 
voltage. Alternately, when Vbias is high to bias TA in saturation mode, the output current 























Figures 3.6 and 3.7 show the output current, Iout, for different values of Vread and VBias, 
indicating that TA in the 2T APS can be biased in both linear and saturation modes. 
epending on the type of column amplifier used, the APS circuits can be read in terms of 
voltage when voltage buffers/amplifiers are used [19], or in terms of current when current 


























































Fig. 3.7. Output current of a 2T-APS against VBias voltage for different values of Vread. 
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3.2.2.2 2T-APS using a source-switching 
Another possible approach to obtain a 2T APS architecture is to relocate the row-select or 
addressing switch transistor (Ts) of a traditional 3T APS pixel from within the pixel to 
the common row line and address the pixel by switching the drain or source bias voltage 
of the TA [14, 15]. In a 3T APS, when the pixel is addressed, TS connects the source of 
TA to the output (Fig. 3.5.d). In the 2T APS however (Fig. 3.5.c), both source and drain 
terminals of TA are directly accessible, making it possible to use one terminal as the 
addressing line and the other for the output.  
Table 3.2. Status of transistors and driving signals for operation of the 2T APS using 
source switching. 
 Resetting Integration Readout 
Read    
Reset    
Output High High High (Iout) 
TA-TR OFF-ON OFF-OFF ON-OFF 
 
When the source of TA is used for addressing, the drain (output) is kept at a constant 
positive bias voltage (Table 3.2). The pixel is reset when TR is turned on and the detector 
node voltage is reset to a positive voltage namely, VRST, by the output (the drain) voltage, 
Vbias. During Integration when deposited charge from detector modulates the voltage of 
the detector node, TA is OFF because its drain and source are both at positive Vbias, 
resulting in gate-source or gate-drain voltages of TA to be either zero or negative 
depending on the level of VRST. For Readout, the source voltage is grounded resulting in 
positive VGS TA across the gate-source of TA that switches TA ON and the output current is 
read from the drain terminal. It is important to note that Cpix plays a vital role in proper 
operation of the pixel. Because the gate of TA is effectively floating during Readout, 
reducing the source voltage of TA from Vbias to zero results a voltage drop of 







VV −=  (3.10)
Similar to Eqn. 3.7, Ceff is the total detector node pixel capacitance observed at the gate 
of TA, and Cgs is the gate source capacitance of TA. If detector capacitance is small and 
no physical pixel storage capacitance is used, Ceff would be effectively equal to Cgs which 
makes it practically impossible to switch TA ON by reducing its source voltage when its 
gate is floating since the gate voltage follows that of the source. This is particularly 
important in small pitch pixels with a-Se detectors, where the detector capacitance is 
negligibly small. Equation 3.10 indicates that for the best case when the pixel is reset up 
to Vbias, i.e., VRST = Vbias, Ceff must be sufficiently larger than the gate source capacitance 
of TA to have positive gate source voltage on TA during Readout, which requires a large 
space consuming physical storage capacitor, Cpix.  
 
3.2.2.3 2T-APS using a drain switching 
The architecture of 2T APS using drain voltage switching is shown in Fig. 3.5.c, where 
the pixel storage capacitance is connected between the detector node and drain of TA. Cpix 
can be implemented via an extension of gate-drain overlap of TA, and acts as the storage 
capacitance during Reset and Integration when drain is grounded as well as providing 
bias voltage for the gate of TA during Readout when Read voltage (drain voltage of TA) 
increases from zero to VREAD. In fact, this architecture is similar to that of the gate-
switched amplifier of Fig. 3.5.a where the pixel bias voltage is connected to Read to 
reduce the number lines per pixel from 4 to just 3. The driving signals are similar to those 
displayed in Table 3.1. In the Resetting mode the detector node voltage is reset to zero by 
switching TR ON, connecting the detector node to grounded output. During Integration 
mode TA would be OFF because same as the case for switched amplifier design, which 
prevents TA from experiencing threshold voltage shift during the long integration time. 
For Readout, the read voltage applied to the drain of TA is increased from zero to VREAD, 
resulting in a positive gate-source voltage and the output current respectively described 
by Eqn 3.7 and Eqn 3.9. Unlike the switched amplifier architecture of Fig. 3.5.a that can 
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be biased in both linear and saturation modes, the drain switched architecture is only 
biased in saturation due to the fact that gate voltage of TA is always less than its drain 


































VRST = 2 V
VRST = 1 V
VRST = 0 V
 
Fig. 3.8 Measured transfer characteristics of 2T APS using drain switching. The inset is 
the micrograph of the 2T pixel used for this measurement; the Read and Vbias lines were 
externally connected. 
Fig. 3.8 shows square root of output current of drain switched 2T APS pixel versus Read 
voltage for different reset voltages. Straight lines clearly indicate TA is biased in 
saturation mode. However, as mentioned above, this architecture has only three lines per 
pixel, akin to the PPS, which is the fewest among the architectures reported in this paper.  
Other driving scheme of the drain-switched 2T APS are also possible [16], however, both 
drain switched or source switched 2T APS require different driving circuits compared to 
standard 3T APS. It is worth noting that the 2T APS using gate-switched amplifier uses 
the same driving scheme of the traditional APS, i.e. the addressing signal is applied to a 
capacitive gate. On the other hand, in the drain/source switching 2T APS architectures 
the addressing pulse is applied to the conductive drain or source terminals that carry large 
 56
currents, thus gate drivers currently employed for display and imaging arrays cannot be 
used for the drain/source switching pixel architectures. A 2400 column imager for 
example, with a nominal pixel output current of 2µA, requires drivers capable of 
switching ~3 mA of current per channel.  
 
3.2.2.4 Hybrid architectures versus high speed imaging 
In all 2T APS architectures of Fig. 3.5, connecting TR between the detector node and the 
output provides PPS operation, i.e. direct readout of the pixel stored charge. While the 
APS provides on-pixel signal amplification to improve noise performance in low input 
signal mode, PPS performance is satisfactory when input signal is high.  In contrast to the 
high linearity of the PPS output, the nonlinear behavior of APS becomes an issue in the 
case of large input signals. Four and three-transistor hybrid architectures based on 3T 
APS have been proposed to address this problem [20] at the cost of an additional 
transistor to connect the detector node to the output.  While the 2T APS pixel 
architectures are inherently hybrid, disconnecting TR from output (Fig. 3.9) and providing 
an independent reset enables Readout and Resetting operations independent of each other 
to increase imaging speed at the cost of one additional line per pixel [14]. 
For example, the charge gain of 12 drops to 3 if the readout time is decreased by a factor 
of four, from 30µs to 7.5µs. Now, instead of resetting each row for 30µs, 4 rows are 
simultaneously reset for only 7.5µs [7]. The whole resetting window and the row being 
read, sweep the array one row at a time, each 7.5µs, which results in four fold higher 
readout frame rate, while it ensures each row is reset for a combined time of 30µs for 



































Fig. 3.9. Higher frame rates are obtained by shortening the readout time and multiple row 
resetting. This technique is possible only is a separate resetting voltage is provided at the 
source of T2 (same as TR in Fig. 3.5). 
 
3.2.3 Pixel Transconductance Gain 
On-pixel pre-amplification of the signal provided by APS improves signal to noise ratio 
(SNR) [13] and potentially enhances imaging speed [14]. One advantage of the 2T APS 
architectures over the previously reported 3T APS [11] is the increase in pixel gain due to 
removing the series connected TS from the source of TA (Fig. 3.5.d). Defining VG as the 
detector node (gate of TA) voltage, and Iout, the output current, as the drain current of TA 
the pixel transconductance gain, Gm, is defined as ∂Iout/∂VG when VG is set to its biasing 
voltage value, VRST. For 2T APS (Fig. 3.5.a or 3.5.c), Gm is the transconductance of a 
single transistor TA. In order to arrive at closed form results for comparison we use level 
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in which RON is the ON state resistance of TS and KS is the gain factor of TS. Replacing 
1/RON with KS (VREAD – Vt) or channel conductance of the transistor TS biased in linear 
mode, Gm becomes: 


























Equation 3.13 shows that the pixel gain of 3T APS is basically governed by the linearly 
biased TS rather than TA which is biased in saturation mode. Moreover, the last term of 
Eqn. 3.7 in brackets further reduces Gm-3T because of the feedback effect of RON [11]. For 
example, when KA = KS and VREAD = VRST, comparing Eqns. 3.10 and 3.12 results in: 
TmTm GG 32 4.2 −− ≈  (3.14)
Fig. 3.10 compares pixel transconductance gain of a 2T and 3T a-Si APS pixel circuits 
with KA = KS = 0.045 µA/V, and aspect ratio of 100µm/10µm. At VRST – Vt = 10V when 
VREAD is equal to VRST, Gm-2T is almost 3 times Gm-3T which is close to the value predicted 




















Fig. 3.10. Comparison of pixel transconductance gain of 2T and 3T a-Si test APS 
circuits. 
As mentioned earlier, RON acts as a degenerate feedback resistor at the source of TA, 
damping any nonuniformity or variations in characteristics of TA such as changes in µFE 
or Vt, resulting from fabrication or long term drift. However, because RON is implemented 
using TS, some of the compensation benefit is lost due to variations in TS. Eqn. 3.12 
shows that variations in TS are reflected in the pixel transconductance gain of the 3T 
APS, Gm-3T. In contrast, 2T APS architectures can mitigate this concern by apply external 
feedback to TA via an external resistor placed in the output of each column at the input 
of the output column amplifier. Providing such feedback is necessary to improve 
uniformity in pixel performance at the cost of reduced gain. 
In order to increase pixel gain, KA is made large by increasing the aspect ratio of TA in 2T 
APS as indicated in Eqn. 3.11. For the 3T APS, if KS is made much larger than KA, Eqn. 
3.13 reduces to Eqn. 3.11. On the other hand, Gm-3T in Eqn. 3.13 approaches KS.(VREAD – 
Vt) if KA >> KS. In either case, the pixel gain of the 3T APS is actually limited to the 
smaller gm if the aspect ratio of one transistor is much larger than that of the other. In 
other word, both KA and KS should be made large to increase pixel gain of 3T APS which 
is in accordance with presented experimental data previously by Siemens [12]. This 
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highlights an advantage of the 2T APS for high resolution imaging where, if the pixel 
area is small, it is challenging to implement two large aspect ratio transistors for high 
gain, as is necessary for the 3T APS architecture.  
 
3.2.4 Noise Performance of 2T-APS 
In order to evaluate the noise performance of the 2T APS we consider the circuit 
diagrams of Fig. 3.11, which show a general 2T APS pixel during readout, (TR is off, and 
not considered) and calculate the total input referred noise by considering three major 
noise sources: flicker, reset and thermal noise [21]. The input referred noise is defined as 
the output referred noise divided by the DC gain, and is calculated in order to be 
compared with the quantum noise associated with the input signal [11]. In this work, we 
only consider the imaging pixel in our noise calculations. However, this does not affect 
the overall analysis since it was previously shown that off-pixel noise sources, such as 
data line thermal noise or column amplifier (charge amplifier or transimpedance 
amplifier) noise, have a small contribution on the total input referred noise for current 
mode APS circuits with charge gain [21].  
In Fig. 3.10, InA represents the flicker and thermal noise current components of TA. The 
data line is modeled by a single resistor, RL and a single capacitor, CL which their values 
are selected in such a way to limit the bandwidth to 1 MHz. Using small signal analysis, 





















































Fig. 3.11. Circuit model and small signal circuit of the 2T APS for noise calculations. 
 
With the output of the pixel to be Iout, and the input as detector deposited charge, ∆Q, the 



















With upper limit of gmA being in the order of 10-6 V/A and RL in the order of 103 Ω, the 
product of gmA.RL would be more than 3 order of magnitudes smaller than 1 which makes 
the approximation of Eqn. 3.16 valid, and also results the last term of Eqn. 3.15 being 
effectively equal to unity.  Flicker current noise component of TA is calculated based on 
measured pixel current, extracted noise parameters from fabricated TFTs, and an already 





































































L = 10, Lov = 5 micron





Fig. 3.12. (a): Extraction of αH from measured drain current noise of fabricated TFTs. 
(b): Input referred noise of 2T APS architecture for different aspect ratios, gate length 





Here, q is the electronic charge and αH, a technology dependent coefficient, is taken to be 
0.01 for a-Si TFTs biased in saturation mode, and half of that for linear mode [23]. We 
verified the choice of 0.01 for αH, by extracting αH from measured drain current noise 
power spectrum (for different TFTs biased at different gate-source and drain source 
voltages) to be 0.7×10-3 for our in-house fabricated TFTs, but we decided to use an upper 
limit value of 0.01 which is most reported in the literature [23]. Thermal noise spectral 
current density of the a-Si TFTs is calculated via measured channel conductance [13]: 
dsth kTgS 4β= . (3.18)
Here, k is the Botzmann constant, T is the absolute temperature, gds is the channel 
conductance, and β is 1 for transistors biased in linear mode, or 2/3 for saturated 
transistors [22]. If TFTs are biased in saturation with a relatively large voltage across 
their drain source, the flicker noise dominates the noise current [22]. Due to the small gds, 
thermal noise does not contribute significantly to the input referred noise [21]. While this 
is the case for drain or source switched APS architectures (Fig. 3.5.b and c) that are 
always biased in saturation during readout, we included thermal noise into our 
calculations to evaluate the noise performance of 2T APS pixel with gate switched 
amplifier (Fig 3.5.a) where TA is biased in linear mode and the flicker noise is reduced as 
noted earlier. The reset noise voltage of the imaging pixel at the detector node is given by 
Eqn. 3.19 [11] and it appears as DC noise voltage at the gate of TA with a transfer 
function of Gm-2T,  
effRSTn
CkTV /2 = . (3.19)
Eqn. 3.20 describes the input referred noise in terms of number of electrons where q, the 
electronic charge, converts the charge noise into number of electrons, and TS, the readout 
time, has been incorporated to avoid the singularity of integrating 1/f at zero frequency 



















For all calculations we took TS equal to 10 µs, which corresponds to 100 frames per 
second readout rate for an imager having 1000 rows [14], and the storage capacitance, 
Cpix, was taken to be half the value of the gate source capacitance of TA. This allows 
keeping both Ceff and the voltage drop across gate source in Eqn. 3.7 at a low level.  Fig. 
3.12 shows the total input referred noise of the 2T APS versus the effective read voltage 
that appears across the gate source of TA, for different aspect ratios and gate length of TA. 
As can be seen, for TFTs with gate length of 10 µm, and a gate-source overlap of 5 µm 
(shown as white diamonds in Fig 3.12) the input referred noise decreases as the transistor 
width is decreased from 100µm (W/L = 10) to 25µm (W/L = 2.5) which is due to 
reduction of Ceff. Calculations show that for TFTs with W = 25 µm if gate length is 
reduced from 10 µm to 5 µm from 10 µm but keeping the gate source overlap as 5µm, 
the input referred noise does not noticeably change despite the fact that Gm increases as 
the result of doubling the aspect ratio. However, reducing the gate-source overlap from 5 
µm to 3 µm results in considerable enhancement in the input referred noise (shown as 
black diamonds in Fig. 3.12), again, because of lower Ceff. Thus, the 2T APS is 
compatible with high resolution imaging applications where scaling down the pixel size 
improves noise performance. 
For VGS – Vt between 2 to 4 V, the calculated input referred noise was between 222 to 
251 noise electrons for typical W/L of 25µm/5µm and a gate overlap of 3 µm, which 
could be well accommodated in a 50µm × 50 µm pixel size. For the minimum value of 
222 total input referred noise, the contribution of flicker and reset noise were 205 and 85 
noise electrons, respectively, with negligible contribution of thermal noise. Even for the 
large size TFTs with W/L of 100µm/10µm and gate overlap of 5µm, the minimum input 
referred noise is 585 noise electrons, which is well below the 1000 quantum noise level 
for real-time digital medical fluoroscopy [11, 21]. For this configuration, Ceff is about 330 
fF, and detector capacitance is 2.5 fF (for a 150µm × 150 µm pixel size, and 500µm thick 
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a-Se, εa-Se = 6.3) where again, the pixel capacitance is dominated by the gate capacitance 
of TA and Cpix, the pixel storage capacitance. 
 
3.2.5 Metastability 
The drift in threshold voltage of biased or relaxed a-Si TFTs is one of the major 
metastability issues of a-Si devices, which is mainly caused by charge 
trapping/detrapping in the silicon nitride gate dielectric or via defect creation in a-Si [25]. 
When biased, the a-Si TFT Vt shift shows different behavior depending on the polarity of 
gate bias voltage (stress voltage), as well as its frequency and duty cycle [26]. When 
pulse biased, the duty cycle of the stress voltage pulse reduces the effective stress time, 
hence, decreasing the Vt shift. While for positive stress voltages the VT shift depends on 
effective stress time, and not the pulse width, the negative Vt shift resulted from negative 
pulse bias is highly depended on the gate bias pulse width [26]. Minimizing the duty 
cycle and applying alternating positive and negative stress voltages are the main 
technique to control the Vt shift of a-Si TFTs, for example in liquid crystal display 
applications (TFT-LCD). [26, 27]. The time variation of Vt shift for an a-Si TFT, is 
described as the sum of positive Vt shift, ( )tVt+∆ , and negative Vt shift, ( )tVt−∆ , [26], 
( ) ( ) ( )tVtVtV ttt −+± ∆+∆=∆ . (3.21)
 



















Here, A, α and β are model parameters that we extracted from our fabricated TFTs 
separately for positive and negative stress voltages (Table 3.3), Vti is the initial threshold 
voltage, t, the operating time, DC, pulse duty cycle, and FPW is the pulse width factor for 
negative Vt shift as mentioned above [26]. We also consider the effect of drain bias on Vt 
shift by introducing the QG/QG0 term in Eqns. 3.22 and 3.23, which is the ratio of channel 
charge at the biased drain-source voltage to the maximum channel charge when the 
drain-source voltage is zero [28].  
To compare the stability of different 2T APS architectures under prolonged operation 
time, we calculated the Vt shift of TA for 2T APS architectures of Fig. 3.5 at different 
biasing conditions of TFTs and projected the variations in the pixel transconductance 
gain of each APS architecture respectively. As the stressing voltages are the same for 
drain or source switched architectures (Fig. 3.5.b and c), there would be no difference in 
their long term stability performance. For 2T APS using gate switched amplifier however 
(Fig. 3.5.a), the drain is always biased, at Vbias, and gate voltage of TA is set 
independently, which result in different long term stability behavior. Considering a 1000 
row imager operating in real time with 30 frames per second, the readout time and the 
frame time would be 33 µs and 33 ms respectively, resulting in a duty cycle of 0.001 
[11]. Compared to 100 frames per second which was the case with noise analysis, we 
considered 30 frame per second for stability projection to worsen the stressing condition 
as the time when TA experiences negative stress increased almost three folds from ~10 
ms to ~33 ms [11]. As in Gm measurement and noise calculations, Vbias, is again taken to 
be 10 V, and Fig. 3.13 shows the Vt shift of TA in different 2T APS architectures of Fig. 
















TA - 2T (b,c)
TA - 2T (a)
Vbias: 16V
Vbias: 8V
Vbias = VREAD = 10V
30 fps
Vbias = 15V, VREAD = 5V
30 fps
Vbias = 15V, VREAD = 5V
100 fps
 
Fig. 3.13. Threshold voltage shift of TA (for different 2T APS architectures of Fig 3.5) 
versus operating time for different biasing conditions and frame rate.  
In Fig 3.13, for 2T(a) TA is positively stressed during readout time and negatively 
stressed in integration which is 1000 times longer compared to very short readout time. 
The negative stress is caused by positive Vbias on drain and zero resetting voltage on the 
gate (output is grounded). The long negative stress time is responsible for negative Vt 
shift. However, the Vt shift is manageable by changing the bias voltage from 10 to 5 
volts, which can balance the positive shift and virtually eliminates prolonged Vt. For 
2T(b,c) however, because the drain-gate or source gate voltage is zero during integration, 
TA never experiences negative stress. The positive Vt shift is minimized by the very 
small duty cycle typical in medical imaging applications. Reducing bias voltage, reduces 
the positive stress voltage on the gate, and improves long term stability behavior.  
However, due to the fact that restoration of Vt shift during relaxation time has not been 
included, Eqn. 3.22 overestimates the actual Vt shift when only positive stress pulses are 


























Vbias = 15V, VREAD = 5V 
30 fps 
Vbias = VREAD = 10V
30 fps Vbias: 16V
100 fps
Vbias = 15V, VREAD = 5V 
 
Fig. 3.14. Simulated variations of pixel transconductance gain, Gm, of different 2T APS 
architectures (see Fig. 3.5) over prolonged operating time for different biasing conditions 
and frame rate based on ∆Vt extracted from fabricated TFTs shown in Fig. 3.13. Solid 
lines are calculated from Eqn. (3.11). 
Table 3.3. Extracted Model Parameters for Vt Shift calculations. 
 Positive stress Negative stress 
A 9.37×10-3 * -4.92×10-3 * 
α 1 1.55 
β 0.191 0.205 
FPW (10 ms) - 0.2 
FPW (33 ms) - 0. 5 
* Time in minutes  
It is noteworthy that for larger imagers, as is the case for mammography [13], the duty 
cycle becomes smaller which diminishes the effect of positive stress. More importantly, 
increasing the frame rate, which is the case for tomosynthesis, shrinks the integration 
time, i.e., the time when TA is under negative stress which reduces FPW [26] (Table 3.3), 
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hence the negative Vt shift. Therefore, Fig. 3.13 is considered to be a worst case scenario. 
The effect of Vt shift on pixel transconductance gain was studied for 2T APS 
architectures at VRST = 10 V (Fig. 3.14). Gm is related to the threshold voltage shift 
simulated in Fig. 3.13 where the 2T APS (a) can be controlled to have a constant Gm over 
the prolonged operating time, while variations in the Gm of 2T APS (b,c) can be made 
small by design.  
3.2.6 Transient Response  
In this section performance of 2T APS and 3T APS are compared and contrasted. This 
study has been done based on circuit simulation of one pixel of an array. The TFT model 
has been extracted from fabricated TFTs (see chapter x, section y), and the effect of all 
other pixels have been included into the model by considering parasitic capacitances 
resulted from cross-over lines, and gate-drain/source overlaps, as well as including 
parasitic resistance of data and gate lines. Fig. 3.15 shows the circuit modes used, and 




















Figure 3.15. The circuit model for simulating 2T-APS array. 
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In the circuit model of Fig. 3.15, CG-Line and CD-Line are the parasitic capacitances of the 
gate line and data line respectively, and RLine is the line resistance. Data line and gate line 
cross-over capacitance is Ccrs, and Rr is the OFF state resistance of the reset transistor TR. 
For both the 2T and 3T APS, CD-Line is calculated from: 
( )OVGScrsLineD CCNC −− += 2 . 3.24
Where N is the number of rows and CGS-OV is the gate-source overlap capacitance of TA. 
Two cross-over capacitances have been considered because there are two gate lines, one 
for TA (or TS in 3T APS) and the other for TR crossing over the data line. Based on 10µm 
line width, gate-source overlap of 2.5µm and 250nm silicon nitride dielectric (εr = 6.5), 
the data line parasitic capacitance of a 2000 row imager is calculated as:  
( ) pFfFfFC LineD 09.20753.5701.2322000 =+××=− . 3.25
The gate line and data line resistance are calculated based on 10µm line width, 0.5µm 

















Because 3T APS has one extra bias line compared to 2T APS, its gate line capacitance is 
different from that for the 2T architecture. For the 2T APS: 
( ) pFCCCNC TAGpixcrsTLineG 38.441||22 =+= −−− . 3.27
Here, Cpix considered to be 0.5 pF, and the gate capacitance of TA, CG-TA, been calculated 
to be 268.45 fF for a 100µm/10µm TFT biased in saturation mode. For the 3T APS, 
however, CG-Line is calculated from: 
( ) pFCCNC TSGcrsTLineG 36.82833 =+= −−− . 3.28
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In which, CG-TS is calculated to be 345.15 fF for a 100µm/10µm TFT biased in linear 
mode.  
For simulating C-APS (current mode), the pixel output node is virtually grounded and the 
output signal is taken to be current, while for V-APS (voltage mode), the output is left 
























Figure 3.16. The circuit model for simulating 3T-APS array. 
The settling time of APS architecture is important in determining the frame rate of the 
imager; shorter settling time results in faster readout and hence, higher frame rate. Figure 
3.17 the simulated response of current mode 2T and 3T APS to a 10V step on the read 



























110% of 1.4 µA
 
Fig. 3.17. Transient response of 2T and 3T C-APS 
It is observed that 2T C-APS reaches the steady state current in about 0.7 microseconds, 
which is more two times faster compared to the 3T C-APS. The main reason for this long 
settling time is the fact that the source voltage of TA in the 3T APS architecture, Vs, must 
be reduced from its high value of VBias – Vt, to a low value of 2-3 V in steady state. 
However, when TS is turned on, it starts discharging the node voltage to the grounded 
output, but TA is turned on too, which pumps current in to the parasitic capacitances of 




















Figure.  3.18 Transient response of gate and source voltages of TA in 3T C-APS. 
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Figure 3.18 shows the transient response of the source voltage confirming the effect of 
changes in source voltage on the output current of 3T APS. 
One other important aspect of the transient response of 3T APS is that the inevitable 
changes in the source voltage of TA during readout transient time is followed by the gate 
voltage because the Rr is extremely high and the gate voltage is practically floating over 
Cpix. This results in considerable reduction of the preset value of the gate voltage (∆Vpix, 
as expressed by Eqn. 3.29, leading to reduced transconductance gain of the TA and 
subsequently reduced pixel gain, which is one of the drawbacks of the 3T APS 






















































Figure 3.19. Effect of reduction of Cpix on detector preset voltage and pixel output current 
of the 3T C-APS 
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Reduction of Cpix is important in low noise imaging [21], especially for a-Se x-ray 
detectors where detector capacitance is very small because of the thick detector (500 – 
1000µm), however, in the standard 3T C-APS, reducing Cpix degrades pixel 
transconductance gain and, more importantly, reduces the pixel dynamic range because 
of considerable drop in detector preset voltage.  Fig. 3.19 shows the effect of reducing 
Cpix on the increased detector voltage drop, and reduced pixel output current. According 
to Eqn. 13.cc, if Cpix becomes very small, the detector voltage drop would approach that 




























Fig. 3.20 Comparing the transient response of the 2T and 3T V-APS 
 
The response time of voltage mode APS fabricated with a-Si TFTs is long because of low 
current level of a-Si TFTs, and the large parasitic line capacitance associated with very 
large area arrays. Figure 3.20 compares the output voltage of 2T and 3T V-APS pixels 
for CD-Line = 50 pF. It is observed that the 2T APS has faster response time, primarily 
because in 2T APS the line capacitance is charged through one TFT, where as for the 3T 
APS two TFTs in series charge up the line capacitance. 
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3.3 Summary   
A novel thin film device, the charge-gated thin film transistor (CG-TFT), that has two 
gates: a regular voltage gate and a new added charge gate, was introduced and 
successfully tested to exhibit the capability of being switched ON and OFF, as well as 
modulating its ON state current depending on the amount of charge deposited on its 
charge gate. This device was incorporated in a novel two-transistor active pixel sensor 
readout circuit for high resolution large area digital imaging. 
A novel two-transistor APS was introduced that employs a CG-TFT to replace the 
source-follower and the row-select transistors of the standard three-transistor APS. The 
2T APS was successfully implemented in a 100µm pixel pitch 8×8 test array using 
amorphous silicon TFTs. Having the row-select TFT removed from the source of the 
source follower TFT, the transistor counts per pixel is reduced from 3 to 2 resulting in a 
smaller pixel size of 2T APS for higher resolution imaging, as well as reduced input 
referred noise performance owing to fewer noise sources and increased pixel 
transconductance gain. 
Other configurations of two-transistor APS architectures, such as drain switched and 
source switched APS were also introduced, studied, and evaluated. It was shown that 2T 
APS using gate-switched amplifier is superior to drain or source switched architectures 
due to the fact that it can be operated by regular gate drivers in contrast to the other 2T 
architectures that require high current drivers. Additionally, it is possible to bias the gate-
switched amplifier in both saturation and linear modes to adapt the readout circuit to low 
and high level input signals respectively. However, because of requiring only three lines 
per pixel, the 2T APS using drain switching has the simplest architecture.  
By defining a resetting window, an alternative driving scheme for imagers based on APS 
was proposed in which multiple rows are reset at the same time, while the resetting 
window scans the imager array at a higher speed compared to traditional single row 
resetting in real time imaging. Owing to the APS charge gain, this technique can 
 76
potentially increase the imaging frame rate of the APS images compared to the industry 
standard PPS based imagers. 
Study of the stability of 2T APS architectures under prolonged operation time confirmed 
that changes in pixel transconductance gain, as the result of Vt shift of a-Si TFTs, is 
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Fabrication of Test Arrays 
 
 
This chapter describes thin film deposition conditions for PECVD deposition, the 
structure of thin film transistor and the active pixel sensor, the photomasks required for 
fabrication, and the complete fabrication process, as well as characterization of the TFTs 
and test arrays made.  
Owing to their superior stability compared to PECVD fabricated TFTs [1], Hot-wire 
(HW) deposition was initially considered as an option for fabrication of TFTs required 
for developing the 2T APS. Even rugged substrates were considered as a replacement for 
brittle and relatively expensive corning glass [2], or more stable nano-crystalline silicon 
with higher carrier mobility was considered to replace a-Si [3]. But for the reason that the 
project of expansion of our test HW chamber to a full 5” deposition chamber stopped, 
PECVD fabrication was used to implement 2T-APS.  
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4.1 Thin Film Circuit Fabrication Process   
4.1.1 Thin Film Deposition 
Fabrication of thin film circuits using a-Si TFTs requires the following three different 
silicon films, as well as metal layers [4]. 
• Hydrogenated amorphous silicon (a-Si:H) as the semiconducting later 
• Hydrogenated amorphous silicon nitride (SiNx:H) for gate dielectric, and 
• Phosphor doped microcrystalline silicon (n+ µc-Si) for formation of ohmic 
contacts. 
Plasma enhanced chemical deposition (PECVD) is the common method for depositing 
thin films [5], and an MV-System® CVD cluster tool was used for deposition and 
characterization of these films [6]. RF sputtering technique [7] was used to deposit 
aluminum as the metal layer. The five major process control parameters for PECVD are 
camber pressure, substrate temperature, gas mixture, gas flow rate, and plasma power [8]. 
For sputtering, the pressure of Argon gas, electrode to substrate distance and the plasma 
power are the main the process control parameters. Table 4.1 shows the deposition 
conditions and measured properties of the various films used for fabrication of a-Si TFTs 
for this research. It is worth noting that these deposition conditions were developed 
and/or trimmed by the author in order to arrive at acceptable TFT characteristics.  
Table 4.1. Deposition conditions for PECVD films. 
 a-Si:H SiNx n+ µc-Si 
Gases mixture SiH4 + H2 SiH + NH3 + H2 SiH4 + PH3+ H2 
Flow rates 3 : 20 sccm 4 : 16 : 100 sccm 1 : 0.05 : 200 sccm 
Chamber pressure 0.5 Torr 1.3 Torr 1.9 T 
Substrate temp. 250 °C 250 °C 250 °C 
Plasma power  1 W 20 W 20 W 
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For hydrogenated amorphous silicon, deposited using reported conditions in Table 4.1, 
the deposition rate was measured to be 12 nm/min with minimum dark conductivity of 
4×10-9 S/cm, and a maximum photo to dark conductivity ratio of 6.2×104 for a 120 nm 
thick a-Si film deposited on corning glass 1337. The bandgap, extracted using Tauc 
method, was 1.85 eV, with the dark fermi level of 0.65 eV, and the hydrogen content of 
the film was estimated to be 15-18%. 
For silicon nitride film the deposition rate was 16 nm/min, and the etch rate in buffered 
HF was 1.1 nm/sec. Tauc bandgap was extracted to be 4.5 eV, and breaking electric field 
of more than 7.2 MV/cm was measured, with a relative permittivity of 6 for samples. 
For the n+ doped microcrystalline film, the dark conductivity was measured to be 25 
S/cm for 40-50 nm thick films, and 84.5 S/cm for thicker films of 160-180 nm 
thicknesses. The ratio of photo to dark conductivity was up to 4, with carrier activation 
energy of 0.06 eV. 
Standard electronic grade aluminum (+ 1% silicon) was used in the sputtering target for 
deposition of metal layers in an in-house assembled sputtering chamber. The aluminum 
deposition rate was measured to be 7.5 nm/min at substrate-target distance was 11 cm, 
and 50W DC argon plasma at 5 mTorr chamber pressure. The conductivity of the 
sputtered aluminum was measured to be ~ 2×106 S/cm. 
 
4.1.2 Thin Film Transistor Structure 
Compared to bottom-gate TFT structure which is the most common structure used for 
fabrication of amorphous silicon TFTs [9], top-gate structure is preferred for fabrication 
of x-ray detector arrays with amorphous selenium detector for two main reasons: 
• Simpler fabrication process because of elimination of the need for an electrostatic 
shield to protect the channel of the reset TFT. 
• Ease of detector integration to the top gate of the amplifier TFT. 
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As illustrated in Fig. 4.1, in case a bottom gate TFT is used the voltage of the detector 
bottom electrode acts as a second gate for the reset, (and amplifier) TFT leading to 
unwanted change in its characteristics [10]. In a top gate configuration, the channel is 
























Fig. 4.1. Detector electrode acts as a secondary gate if bottom-gate TFTs are used (left), 
whereas, top-gate TFTs find no such problem (right) 
A top-gate staggered TFT structure with double gate dielectric [11] (Fig. 4.2) was 
selected for fabrication of active pixel sensor circuits using a-Si TFTs in this research. As 
shown in Fig. 4.2, the possibility of connecting the two metal layers is provided using 
vias in the second silicon nitride layer. This metal interconnect between gate and 
drain/source is needed for fabrication of integrated circuits such as active pixel circuits.  
Glass substrate (0.7 mm)
metal #2, Al, 260 nm
silicon nitride #2, 200 nm
silicon nitride #1,50 nm
n+ silicon, 50 nm
a-Si, 70 nm




Figure. 4.2 Details of the structure of the top-gate staggered film transistor used in this 
research. 
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In order to provide the possibility of integrating the TFT circuit with a-Se x-ray 
photoconductor, a bottom electrode for the photoconductor must be provided and 
connected to the TFT circuit underneath. To maximize the fill factor, i.e. the ratio of 
detector area to the pixel area, a fully overlapped photoconductor was considered. It is 
preferred to use a low-k dielectric, or a very thick one, to reduce the capacitive coupling 
of the gate and data lines with the detector bottom electrode [12]. Three micrometers of 
Polyimide was used as the dielectric between x-ray photoconductor and the TFT circuit, 
on top of a thin capsulation silicon nitride film. Fig. 4.3 shows the schematic diagram of 
the cross-section of the photoconductor bottom electrode connected to the gate of the 





silicon nitride #3,100 nm
metal #3,Al, 500 nm
 
Figure. 4.3 Details of the dielectric between the fully overlapped photoconductor 
electrode (metal #3) and the thin film circuit. 
 
4.1.3 Mask Design 
A six-mask process was designed [13] to fabricate the complete TFT circuit and the 
detector electrode. Four masks are required to fabricate the thin film circuit, and two 
masks for integrating and patterning the detector electrode. The six photomasks were 
made at the nanofabrication lab of University of Alberta, AB, Canada. Table 4.1 
describes mask designations and their application. 
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Table 4.2. Designations and descriptions of the 6 mask used. 
Mask number Usage Description 
# 1 Pattering metal #1 and n+ film  TFT drain-source contacts,  and bias line formation 
# 2 Patterning a-Si silicon island and silicon nitride #1  
Amorphous silicon channel 
formation  
# 3 Opening via #1 Providing gate to drain-source interconnection 
# 4 Patterning metal #2 TFT Gate contacts, and array gate lines formation 
# 5 Opening via #2 Providing photoconductor bottom electrode to TFT interconnection 








Fig. 4.4. The 2T APS circuit diagram (left) and its overplayed masks with pixel pitch of 







































Fig. 4.5. Pictures of mask #1, an example of its test arrays, and one pixel. 
(a) Mask #1 (chromium on glass, 5”). 
(b) Definition of metal #1 for an 
8×8 test array of 2T-APS. 
(c) Metal #1 for a 150µm×150µm 2T 
amplified pixel sensor. Minimum line 






















Fig. 4.6. Pictures of mask #2, an example of its test arrays, and one pixel.  
(a) Mask #2 (chromium on glass, 5”). 
(b) Definition of a-Si island for an 
8×8 test array of 2T-APS. 
(c) a-Si island for a 150µm×150µm 2T 






















Fig. 4.7. Pictures of mask #3, an example of its test arrays, and one pixel. 
(a) Mask #3 (chromium on glass, 5”). 
(b) Definition of via #1 for an 8×8 
test array of 2T-APS. 
(c) Via #1 for a 150µm×150µm 2T 
amplified pixel sensor.  






















Fig. 4.8. Pictures of mask #4, an example of its test arrays, and one pixel. 
(a) Mask #4 (chromium on glass, 5”). 
(b) Definition of metal #2 for an 
8×8 test array of 2T-APS. 
(c) Gate contacts and gate lines 
 for a 150µm×150µm 2T amplified pixel 






















Fig. 4.9. Pictures of mask #5, an example of its test arrays, and one pixel. 
(a) Mask #5 (chromium on glass, 5”). 
(b) Definition of Via #2 for an 8×8 
test array of 2T-APS. 
(c) Via #2 for integration of 
photoconductor electrode to the TFT 






















Fig. 4.10. Pictures of mask #6, an example of its test arrays, and one pixel. 
(a) Mask #6 (chromium on glass, 5”). 
(b) Definition of metal #3 for an 
8×8 test array of 2T-APS. 
(c) Photoconductor electrode for a 





4.1.4 Fabrication Process 
The complete 46-step thin film active pixel fabrication process, including formation of 
the photoconductor bottom electrode is listed in Table 4.3.  
Table 4.3. Fabrication process of thin film circuit fabrication process 
Step Description Mask Conditions 
 Drain-source contact formation  (8 steps) 
1 Aluminum sputtering  50 nm 
2 PECVD n+ µc-Si  50 nm, according to Table 4.1 
3 Spin coating photoresist (PR)  4700 rpm, 30 sec 
4 Soft baking  100 °C, 20 min in oven, or, 105 °C, 90 sec on hotplate 
5 Patterning PR #1 UV exposure, 8 sec, MF-319 developer, 60 sec 
6 Dry etching n+ µc-Si  CF4:O2, 50:5 sccm, 100 mTorr, 100W, 90 sec. 
7 Wet etching aluminum  Standard Al etchant, 50°C 
8 Stripping PR  Acetone, 2 min + 30 sec ashing at 50 W  
 Active island formation  (7 steps) 
9 PECVD a-Si  70 nm, according to Table 4.1 
10 PECVD SiNx  50 nm, according to Table 4.1 
11 Spin coating PR  4700 rpm, 30 sec 
12 Soft baking  100 °C, 20 min in oven, or, 105 °C, 90 sec on hotplate 
13 Patterning PR #2 UV exposure, 8 sec, MF-319 developer, 60 sec 
14 Dry etching SiNx, a-Si, n+ µc-Si  
CF4:O2, 50:5 sccm, 100 mTorr, 100W, 5:30 
min. 
15 Stripping PR  Acetone, 2 min + 30 sec ashing at 50 W  
 Gate dielectric and via formation  (6 steps) 
16 PECVD SiNx  200 nm, according to Table 4.1 
17 Spin coating PR  4700 rpm, 30 sec 
18 Soft baking  100 °C, 20 min in oven, or, 105 °C, 90 sec on hotplate 
19 Patterning PR #3 UV exposure, 10 sec, MF-319 developer, 60 sec 
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20 Dry etching SiNx  CF4:O2, 50:5 sccm, 100 mTorr, 100W, 5 min. 
21 Stripping PR  Acetone, 2 min + 30 sec ashing at 50 W  
D Gate and interconnect formation  (6 steps) 
22 Aluminum sputtering  260 nm 
23 Spin coating PR  4700 rpm, 30 sec 
24 Soft baking  100 °C, 20 min in oven, or, 105 °C, 90 sec on hotplate 
25 Patterning PR #4 UV exposure, 8 sec, MF-319 developer, 60 sec 
26 Wet etching aluminum  Standard Al etchant, 50°C 
27 Stripping PR  Acetone, 2 min + 30 sec ashing at 50 W  
 Thick  dielectric formation  (13 steps) 
28 PECVD SiNx  100 nm, according to Table 4.1 
29 Spin coating polyimide (PI)  Coat at 500 rpm, ramp to 7000 rpm in 20 sec, leave at 7000 rpm for 30 sec 
30 Hard baking  4 min at 80°C + 3 min at 150°C, ramp to 250°C at 240 °C/h and leave for 2 hours 
31 Spin coating thick PR  900 rpm, 30 sec 
32 Soft baking  100 °C, 20 min in oven 
33 Spin coating thick PR  900 rpm, 30 sec 
34 Soft baking  100 °C, 20 min in oven 
35 Spin coating thick PR  900 rpm, 30 sec 
36 Soft baking  100 °C, 20 min in oven 
37 Patterning PR #5 UV exposure, 60 sec, MF-319 developer, 3 min 
38 Dry etching PI  O2:CF4, 50:10 sccm, 100 mTorr, 100W, 15 min. 
39 Dry etching SiNx  CF4:O2, 50:5 sccm, 100 mTorr, 100W, 5 min. 
40 Stripping PR  Acetone, 5 min + 30 sec ashing at 50 W  
 Photoconductor bottom electrode  formation  (6 steps) 
41 Aluminum sputtering  500 nm 
42 Spin coating PR  4700 rpm, 30 sec 
43 Soft baking  100 °C, 20 min in oven, or, 105 °C, 90 sec on hotplate 
44 Patterning PR #6 UV exposure, 8 sec, MF-319 developer, 60 sec 
45 Wet etching aluminum  Standard Al etchant, 50°C 
46 Stripping PR  Acetone, 2 min + 30 sec ashing at 50 W  
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Figure 4.11 shows the TFT circuit of a 2T APS circuit with 150µm pixel pitch (up to step 
27, not including the detector electrode), as well as the overplayed picture of its four 
masks, mask #1 to #4. The fabrication process continues with annealing the glass wafers 
in 170 ºC for 1 hour, followed by dicing, packaging and bonding the dies.  
 
 








Fig. 4.12. Six overlaid masks of a characterization array of 2T APS pixels (left) and its 
die bonded to a standard 28-pin package after fabrication and dicing (left). 
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4.2 Characteristics of Fabricated Thin Film Transistors and Arrays 
4.2.1 Thin Film Transistor Characterization 
Figure 4.13 shows the transfer characteristics of a fabricated TFTs with W/L of 300µm/ 
10µm, where the ON-OFF ratio as high as 4.1×107 and 2.75×107 for VDS equal to 1 V and 
10 V respectively. The graph also shows the low leakage current of less than 10-12 A up 
to -10V of VGS, as well as extracted sub-threshold swing of 0.43 V/decade. The output 
characteristic of the TFT if shown in Fig. 4.14, where the linear behavior of the I-V curve 
at low VDS voltages indicates good quality ohmic contact between drain-source and the 
























































































  CO = 18.57 nF/cm
2
  Cgdso = 9.28 pF/cm
Slope = 55.7 fF / µm
 
Figure. 4.15. Extraction of C0, from probed gate capacitance of TFTs with different gate 
length. 
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Quasi static C-V measurements were performed for TFTs with different gate lengths to 
extract the gate capacitance per unit area, or C0, from the slope of the probed gate 
capacitance, CG. All TFTs had gate width of 300 µm and gate to drain-source overlap of 
5 µm.  













= − µ  (4.2)
As indicated in Eqn. 4.1, the measured probed gate capacitance is equal to some stray 
capacitances plus the channel capacitance Cch which is proportional to gate area, W.L, so 
that C0 is calculated from the slope of the line as expressed in Eqn. 4.2.   
The field effect mobility is extracted from slope of channel conductance versus gate 
length measured in linear mode (at low VDS voltages). The specific drain-source 
resistance RDS, is the slope of the ratio of ID to VDS with respect to the gate-source voltage 
which is the sum of channel resistance per unit voltage of gate, L.rch and the contact 






R 2+⋅==  (4.3)
Fig. 4.16 shows the channel resistance of different TFTs measured for two values of VDS, 





































 µFE = 0.504 cm2/Vs
 RC = 34.89 Ω/cm2
Slope = 361.5 kΩ/µm per 1V
VDS: 0.1 V
Slope = 357.5 kΩ/µm per 1V
 
Figure. 4.16. Extraction of field effect mobility and specific contact resistance from 
channel resistance measured in linear region (VDS = 0.1V and 1.0 V) of TFTs with 
different gate lengths (W = 300µm) 
The apparent threshold voltage was extracted from the linear characteristics to be 
between 1.01 V to 1.1 V for TFTs with gale length of 5 µm to 50 µm, whereas the 
intrinsic threshold voltage extracted from measured channel conductance [6] was 
between 0.21 V and 0.3 V for the same TFTs. 
4.2.2 Two-Transistor APS Array 
The test array of Fig. 4.12 consists of different two-transistor pixels with different aspect 
ratio for TA. For constant gate width of 100µm, there are gate lengths of 5µm, 7.5µm and 
10µm, whereas for constant gate length of 10µm, there are three pixels with TA gate 
width of 100µm, 70µm, and 50µm. Pixel transconductance gain ( readoutm VIG ∂∂= ) of the 
packaged die was measured by mounting the package on the test box of the Agilent 
semiconductor parameter analyzer as illustrated in Fig. 4. 17.  These data are used for 
designing desired pixel gain for a particular application [11]. 
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Fig. 4.17. Connection of packaged devices to the Agilent 4156 Semiconductor Parameter 




















Fig. 4.18. Measured different pixel transconductance gain for different aspect ratio of TA 
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In this chapter various preparation steps such as: shadow masks for a-Se deposition on 
packaged devices, high voltage DC source and its connection to the package, test setups 
for dark and x-ray measurements are described, and results of x-ray measurements on 2T-
APS test pixels coated with a-Se detector are presented and discussed.   
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5.1 Amorphous selenium x-ray photoconductor coating 
Aluminum shadow masks were used to cover packaged and bonded dies for amorphous 
selenium photoconductor coating (Fig 5.1). Packages were sent to University of 
Saskatchewan (Prof. S. O. Kasap’s Lab) for photoconductor coating, where 80 µm of 
amorphous selenium was thermally evaporated on the test arrays followed by a thin layer 
of chromium top contact. Thermal evaporation of a-Se takes place at 265 ºC, however, 
the target substrate is kept at low temperatures (~25 ºC ) [1]. Figure 5.1 shows the 
shadow mask covering of the bond pads, as well as an a-Se coated die. 
 
Figure 5.1 (a) spacers provide proper separation of the shadow mask and the die. (b) 
Shadow mask covered package. (c) High temperature Kapton® tape was used to secure 
the shadow mask. Amorphous selenium coated package; the chromium top contact is 
visible as a faint circle on the dark a-Se. 
Transconductance gain of the test array pixels were measured before and after a-Se 
photoconductor deposition (with a 4-month gap in between). Considerable reduction in 
pixel gain, down to 58% of the initial value was measured. We attribute this gain 
reduction to degradation of a-Si TFT over time, or possible due to hostile environment of 
a-Se deposition. 
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5.2 High Voltage DC Source 
As indicated in chapter 1, amorphous selenium photoconductor requires high electric 
field for effective detection of absorbed radiation. The average amount of energy 
required to detect an electron-hole pair (EHP), W, has been shown to be a function of 
electric field bias across the detector [2]: 
EW /4006 +≈  (5.1) 
Here E is the electric field in V/µm and W in electron volts. As Eqn. (5.1) suggests, the 
the average photon energy for producing a detectable pair of carriers is as high as 46 eV 
at the bias filed of 10 V/µm. One drawback of a-Se is the high voltage required for 
biasing the photoconductor. For example to absorb most of the x-ray radiation of 120 
kVp, the a-Se photoconductor thickness is around 1 mm, which translates to 10,000 V 
biasing DC voltage.  
For the 80 µm deposited a-Se, 800V is needed to bias the photoconductor at 10 V/µm. 
240 × 3.3V CR2032 small coin size batteries were used to make two constant (no ripple) 
high voltage DC sources of each  ~ 400V (Fig. 5.2). 
By measuring the voltage drop of a 100V (stack of 30 batteries) DC source across a small 
resistance, the average internal resistance of each battery was calculated to be ~ 25Ω. 
This results in a total internal resistance of 6 kΩ for the 800V source, which is many 
orders of magnitude smaller than the photo resistance of a-Se. Therefore, this approach 
would be suitable for providing long lasting, low noise, ripple free high voltage source 
for research activities on small detectors.   
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Fig. 5.2. A 400V DC voltage source made up of small 3.3V coin batteries. 
5.3 Dark current measurement 
In addition to coating the test arrays, a reference detector was also provided for 
characterization. The test setup of figure 5.3 was used to measure dark current of the 
photoconductor at different biasing fields. Fig. 5.3 also shows the dark current of the 




Figure 5.3. The schematic diagram, test setup and results of dark current measurement on 
the a-Se reference photoconductor. The response of the detector to 2.7 mA.s x-ray 
exposure at 30kVp is also depicted on the graph. 
The blocking contacts of a-Se photoconductor were deposited in such a way that 
electrons are deposited on the bottom electrode rather than the top one which is the 
common form. This is why the positive high voltage is connected to the aluminum 
substrate in the diagram of Fig. 5.3. reverse biasing the photoconductor results in 
excessive dark current. As observed, the dark current increases exponentially with 
increase of biasing electric field while the radiation current exhibits slower increase rate, 
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30 kVp, 2.7 mA.s, no f ilteration
   
a-Se thickness = 80 µm
a-Se area = 1cm2
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5.4 X-Ray Measurement 
5.4.1 X-ray cabinet and measurement setup 
An HP Faxitron 4380N table top x-ray machine (Fig. 5.4) was used for measuring x-ray 
response of the 2T APS arrays in this research. The machine is equipped with a single 
phase stationary tungsten anode x-ray tube with tube voltage control of 10 kV to 120 kV, 
and exposure time control of up to 10 min. However, the mA.s is not controllable and 
varies between 2.25 to 3.00; increasing with tube voltage. In order to measure the x-ray 
response of the test pixels, the Agilent® test box was placed inside the cabinet, and 
cables were routed to the semiconductor parameter analyzer (SPA) from the back of the 




Figure 5.4. (a): The Faxitron x-ray cabinet, with the test box inside. (b) Dose meter and 
the cables connecting the textbox to the semiconductor parameter analyzer. (c) Inside the 
cabinet. 
It is worth noting that the high voltage was mechanically connected to the top electrode 
contact using a thin copper wire; care was taken not to shadow on the array though. 
Figure 5.5. shows the details of high voltage connection. 
 
Figure 5.5. A taped copper wire was used to connect the high voltage to the top electrode 
of a-Se photoconductor coated on the packaged dies. 
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5.4.2 X-ray spectrum 
Two different tungsten target x-ray spectrum, 30 kVp and 35 kVp were used in this 
study. The radiation was filtered using 2 mm aluminum, basically because the RTI dose 
meter detector was calibrated with 2 mm aluminum filtration. Figure 5.6 shows non-
filtered tungsten spectrum, Φ(E), for the two tube voltages of 30 kV and 35 kV, and 
compares that to the filtered spectrum. The original tungsten spectrum was downloaded 
from [3] [4], and the filtered spectrum is calculated from Eqn 5.2. However, the filtered 
spectrum was generated by X-RAYLIB software and was properly scaled to produce the 
measured dose by the reference RTI detector at the distance of 50 cm from the x-ray 
tube, where the device under test was mounted.  
DtE
Filtered eEE
⋅−Φ=Φ )()()( µ  (5.2)
Here, E is the photon energy, Φ(E) is the radiation spectrum in photons fluence per 
energy interval, and µ(E) is the linear attenuation coefficient of the filter material, and tD 
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19.7 mR at 35 kVp




Figure 5.6. (a): Tungsten non-filtered spectrum, (b): tungsten spectrum filtered by 2 mm 
Al.  
 
5.4.3 Detective Quantum Efficiency 
Not all incident x-ray photons are absorbed in the detector, if it is not thick enough to 
stop the high energy radiation. The detective quantum efficiency (QE), expressed in Eqn. 




























Equation 5.3 that measure how much of the incident radiation is attenuated by the 
detector, was numerically calculated for spectrums of Fig. 5.6.b, and detector material of 
a-Se with thickness of 80 µm. The result is listed in table 5.1. Energy dependent mass 
attenuation coefficient of a-Se and Al which were used to calculate the QE, are shown in 
Fig. 5.7.  
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Table 5.1. Calculated DQE of a-Se photoconductor for 2 mm Al filtered tungsten 
spectrum 
Tungsten x-ray spectrum DQE (80 µm a-Se) 
30 kVp 69 % 


























ρ  = 4.79 g/cm3
Aluminum
ρ = 2.699 g/cm3
 
Figure 5.7. Mass attenuation coefficient of a-Se and aluminum versus x-ray photon 
energy. 
 
5.4.4 X-ray response 
A 150 µm pixel pitch 2T APS test array was used in the experiment. The pixel was 
biased by a DC voltage of 10V, and by applying a 10V pulse with frequency of 1 Hz, and 
pulse width of 500 µs, the output current of one pixel was sampled at the rate of 1 sample 
per second. Successful readout rates of up to 100 samples per second (the maximum limit 
of the SPA used) were examined, however results for 1 sample per second is reported 
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here.  The a-Se photoconductor was biased at 5 V/µm as well as 10 Vµm. Figure 5.8 
shows the schematic diagram of the test setup, and the response of the test 2T APS pixel 
to 7.2 mR and 19.7 mR of x-ray exposure at 30 kVp and 35 kVp respectively.  
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30 kVp
19.7 mR at 
35 kVp
5 seconds x-ray exposure
 
Figure 5.8. Readout sampling diagram and the x-ray response of one 2T APS pixel with 
150µm pixel pitch for two different x-ray spectrum. 
The pixel is initially reset (at t = 0s) by applying a positive 5 V to 10 V pulse to the reset 
line (gate of TR). During the readout time, Reset was kept at -10 V to ensure the cgarge 
gate is floating. The x-ray (with spectrum depicted in Fig. 5.5.b) was delivered to the 
pixel in 5 seconds, during which, the pixel was constantly being read. The a-Se is biased 
with negative voltage connected to the top electrode. In this configuration, electrons are 
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deposited on the pixel capacitance as the result of x-ray absorption in the photoconductor, 
which reduces the voltage of the charge gate (gate of TA), resulting in reduction of output 
current. The large slope for the graph for dark current indicates a large level of dark 
current, which can be, in part, due to not perfect light-tight condition inside the x-ray 
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Figure 5.9. X-ray response of the 2T-APS to different dose levels of the same x-ray 
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Figure 5.10. Illustration of double sampling correction, as well as voltage controlled pixel 
gain. 
Response of the 2T APS pixel to different dose levels of the same spectrum is shown in 
Fig, 5.9, and, Fig. 5.10 illustrates double sampling (DS) corrected output values (readout 
values are subtracted from dark current), as well as capability of programming the pixel 
gain using readout sampling pulse height. Measured data shoes that 5 volts increase in 
the voltage level of the Readout sampling pulse from 7.5 V to 12.5V results in 75 % 































  Pixel conversion gain:
             3.76 nA/mR  @   5 V/µm




Figure 5.11. Effect of a-Se biasing field on dark current response and pixel x-ray 
conversion gain. 
To evaluate the effect of photoconductor biasing electric field on the x-ray response of 
the pixel, similar measurements were carried out when a-Se was biased at at 5 V/µm. Fig. 
5.11 shows that effect of dark current is considerably improved (more than 7 times less 
dark current). The pixel conversion gain however, is not reduced to half, as expected, 
when the electric field is made one half.  
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5.4.5 X-ray Sensitivity 
The sensitivity of the output current to the incident x-ray radiation is calculated based on 
photoconductor deposited charge, Qp, on the pixel storage capacitance. Intuitively the 
pixel charge can be calculated from Eqn 5. 4 [5], in which AP is the pixel area, and FF is 





























For the pixel under test, AP and FF are 0.0225 mm2, and 88% respectively. Pixel 
deposited charge, Qp, was calculated for four different exposures and measured change in 
the output current was measured for different exposures as well as different readout pulse 
height. Figure 5.12 shows the x-ray sensitivity or the gain of the pixel. It is observed that 
the sensitivity (gain) of the pixel is programmable, which means the pixel gain can be 





















Figure 5.12. Measured x-ray sensitivity of the pixel. The gain (sensitivity) is controlled 




Two-transistor amplified pixels integrated with amorphous selenium x-ray 
photoconductor were successfully tested for different x-ray exposures at two different 
photoconductor biasing electric field of 10 V/µm, and 5 V/µm. With calculated QE of 
69% and 60% for 2 mm aluminum filtered tungsten spectrum of 30 kVp and 35 kVP 
respectively, a 150 µm pixel pitch 2T APS showed a sensitivity of 0.25 µA/pC at 12.5V 
read voltage pulse height. The sensitivity of 0.25 µA/pC suggests if the pixel output is 
integrated over time, there would be larger than unity charge gain after 1/0.25, or 4µs. 
For example if the output current is integrated for 20 µs, the pixel charge gain would be 
equal to 5. the other interpretation of this pixel gain is that for a readout time of 5 µs, 
almost equal to PPS output signal is generated, however, the frame rate could be as high 
as 100 frames per second for a 2000 row imager.  
In addition, measured conversion gains of 3.76 nA/mR and 6.53 nA/mR at 5 V/µm and 
10 V/µm respectively, indicates dynamic range control capability of the pixel using 
photoconductor biasing electric field (see Fig. 5.11). Here, dropping the field from 10 
V/µm to 5 V/µm results in 74% increased dynamic range (ratio of the conversion gains) 
Measurements also verified programmable pixel gain capability of the 2T APS using the 
readout voltage pulse height (see Fig. 5.10). Here, 5 V increase in the pulse height 
resulted 75% increased pixel transconductance gain. 
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Conclusion and Contributions 
 
In this thesis we have developed a novel thin film device, a charge-gated TFT structure 
for use as a switched amplifier/driver for high resolution imaging applications. The 
reported charge-gated TFT enables high resolution sensor readout circuits including 
single-transistor and two-transistor APS pixel architectures for large area digital imaging 
applications.  
A new generation of active pixel sensor readout circuits is introduced, particularly for use 
in high resolution sensor arrays. The novel APS circuits are based on two-transistor 
architectures, in which the amplifier/driver transistor is itself switched ON and OFF, 
eliminating the need for a separate switched transistor for addressing. This work 
demonstrates that employing fewer on-pixel transistors improves detector array 
resolution and signal-to-noise ratio (SNR) by virtue of both, an increase in the pixel 
amplification gain and a reduction in the input referred noise.  
Alternate designs of 2T APS were investigated. It was shown two-transistor pixel 
architectures using a gate-switched amplifier design that employs charge-gated TFTs, has 
a key advantage over drain or source switched architectures because they can be operated 
by regular gate drivers in contrast to the other 2T architectures that require high current 
drivers. This is of particular importance for incorporating the new pixel architecture into 
the current technology of flat panel detectors. The charge gated design also overcomes 
the speed limitations associated with repeatedly charging and discharging the large 
column bus capacitance for source and drain switched 2T pixels. 
The two-transistor APS using charge-gated TFTs was successfully implemented in test 
arrays with 100 µm pixel pitch as the smallest a-Si APS reported to date. The 2T APS 
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was also integrated with a-Se direct x-ray detector. Voltage programmable pixel gain 
control, and non destructive readout capability of the 2T APS was verified by x-ray 
response measurements, indicating the possibility to adapt the on-pixel gain of the 2T 
APS to the incident x-ray dose level. 
Additionally, by introducing multiple-row resetting technique as a new driving scheme 
for APS imagers, it is possible to operate active pixel based imagers at frame rates 
beyond that of PPS based imagers for real time imaging. 
The original contributions of the research presented in this thesis to the field of large area 
digital imaging are listed below: 
Charge-gated thin film transistor: 
• A single switched amplifier/driver device as the readout circuit for high 
resolution sensor arrays. 
Two-transistor active pixel sensor architectures (source, drain and gate switched 
designs): 
• Reduced transistor count per pixel, pixel size and complexity for higher 
detector resolution and improved fabrication reliability. 
•  Improved input referred noise because of fewer on pixel noise sources, as 
well as increased pixel transconductance gain. 
• Alternative drain switched architecture for fewer biasing lines per pixel in 
order to further reduction in pixel size and complexity 
High resolution, fast frame rate active pixel sensor based X-ray imager: 
• Integration of amorphous selenium direct x-ray detector with 2T APS and 
successful demonstration of voltage controlled pixel gain. 
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